



4.2 inch E-paper Display Series



GDEM042F86

Dalian Good Display Co., Ltd.

Product Specifications



Customer	Standard
Description	4.2" E-PAPER DISPLAY
Model Name	GDEM042F86
Date	2026/06/17
Revision	1.0

	Design Engineering		
	Approval	Check	Design
			

No.18, Zhonghua West ST,Ganjingzi DST,Dalian,CHINA

Tel: +86-411-84619565

Email: info@good-display.com

Website: www.good-display.com

CONTENTS

1. Over View	4
2. Features	4
3. Mechanical and Optical Specification	5
4. Mechanical Drawing of EPD Module	6
5. Input/output Pin Assignment	7
6. Electrical Characteristics	9
6.1 Absolute Maximum Rating	9
6.2 Panel DC Characteristics	10
6.3 Panel AC Characteristics (Driver IC Internal Regulators)	12
6.4 MCU Interface	13
6.4.1 MCU Interface Selection	13
6.4.2 MCU Serial Interface (4-wire SPI)	13
6.4.3 MCU Serial Interface (3-wire SPI)	14
6.4.4 Interface Timing	14
7. Command Table	16
8. Block Diagram	28
9. Typical Application Circuit with SPI Interface	29
10. Typical Operating Sequence	30
10.1 LUT from OTP Operation Flow	30
10.2 OTP Operation Reference Program Code	31
11. Reliability Test	32
12. Quality Assurance	33
12.1 Environment	33
12.2 Illuminance	33
12.3 Inspect method	33
12.4 Display are	33
12.5 Ghosting test method	33
12.6 Inspection standard	34
12.6.1 Electric inspection standard	34
12.6.2 Appearance inspection standard	35
13. Matched Development Kit	37
14. Handling, Safety, and Environment Requirements	38
15. Packaging	39
16. Precautions	40

1. Over View

GDEM042F86 is an Active Matrix EPD all-in-one driver with timing controller for ESL. The sources have 2-bit outputs per pixel to support white/black/red/yellow. The 4.2 inch active area contains 400×300 pixels. The module is a TFT-array driving electrophoresis display, with integrated circuits including gate driver, source driver, MCU interface, timing controller, oscillator, DC-DC, SRAM, LUT, VCOM. Module can be used in portable electronic devices, such as Electronic Shelf Label (ESL) System.

2. Features

- ◆400×300 pixels display
- ◆High contrast High reflectance
- ◆Ultra wide viewing angle Ultra low power consumption
- ◆Pure reflective mode
- ◆Bi-stable display
- ◆Commercial temperature range
- ◆Landscape portrait modes
- ◆Hard-coat antiglare display surface
- ◆Ultra Low current deep sleep mode
- ◆On chip display RAM
- ◆Waveform can stored in On-chip OTP or written by MCU
- ◆Serial peripheral interface available
- ◆On-chip oscillator
- ◆On-chip booster and regulator control for generating VCOM, Gate and Source driving voltage
- ◆Built-in temperature sensor

3. Mechanical and Optical Specification

Parameter	Specifications	Unit	Remark
Screen Size	4.2	Inch	
Display Resolution	300(V)×400(H)	Pixel	DPI:119
Active Area	63.60×84.80	mm	
Pixel Pitch	0.212×0.212	mm	
Pixel Configuration	Rectangle		
Outline Dimension	77.00(V)×91.00(H)×1.00(D)	mm	
Weight	13.08±0.5	g	

Temperature		0~3	3~6	6~9	9~12	12~15	15~19	19~24	24~29	29~34	34~40
		8 fonts are clearly visible									
	L*	≥62 (0~9: TYP≤64; 9~40: TYP≤63)									
	A*	T0≤0(24H ≤1)									
	b*	≤2.5									
	Ghosting(△E2000)	≤2									
	L*	≤11 (TYP≤9)						≤11.5 (TYP ≤9)		≤11 (TYP≤9)	
	A*	≤9						≤8		≤10	
	b*	≤0.5									
	Ghosting(△E2000)	≤2									
	L*	≥23						≥24		≥23	
	A*	≥34 (0~9: TYP≥36; 9~19: TYP≥38)						≥38 (TYP≥40)			
	b*	≤34									
	Ghosting(△E2000)	≤2.4									
	L*	≥50						≥54			
	A*	≤18									
	b*	≥53 (TYP≥55)			≥56 (TYP≥63)			≥60 (TYP≥66)			
	Ghosting(△E2000)	≤2.4									

Notes: 3-1. Luminance meter: Eye-One Pro Spectrophotometer.

Confirmation:

DATE	REV.	MODIFICATION
	A	FIRST ISSUE

FRONT VIEW

SIDE VIEW

BACK VIEW

Front view of the display module. Dimensions include: 91.00(TFT), 84.80(AA), 3.10, 77.00(TFT), 63.60(AA), 18.50, 15.50, 3.66, 16.00, 37.50, 7.50, 16.80, 12.50±0.10, P0.50*23=11.50±0.04, 0.50±0.10, 0.50±0.03, 0.35±0.03. A bending area is indicated with a thickness of 0.07±0.03mm.

Side view of the display module. Dimensions include: 1.00±0.10, 0.12±0.03, 0.30±0.03. Orientation labels: FRONT, BACK, CONNECT SIDE.

Back view of the display module. Dimensions include: 9.50±0.30, STIFFENER. Labels: MODEL NO., BATCH NO.

NOTE

- 1 DISPLAY MODULE 4.2" ARRAY FOR EPD
- 2 DRIVER IC:SSD2683
- 3 RESOLUTION:300gateX400source
- 4 PIXEL SIZE:0.212mmX0.212mm

RoHS

Dalian Good Display Co., Ltd.

TOLERANCES UNMARKED ANGLES±5°		PROJECT:		REV.:	DATE:	CUST. P/N:
.X=±0.4mm		EPD		A		
.XX=±0.20mm		DWN.	CHK.	APPR.	UNIT:	3RD ANGLE:
.XXX=±0.20mm		NN ZHAO	CC ZHENG	LY YU	mm	PAGE:
						1/1

5.Input/output Pin Assignment

No.	Name	I/O	Description	Remark
1	NC		Do not connect with other NC pins	Keep Open
2	GDR	O	N-Channel MOSFET Gate Drive Control	
3	RESE	I	Current Sense Input for the Control Loop	
4	NC		Do not connect with other NC pins	Keep Open
5	VSH2	C	Positive Source driving voltage(Red)	
6	NC		Do not connect with other NC pins	Keep Open
7	NC		Do not connect with other NC pins	Keep Open
8	BS1	I	Bus Interface selection pin	Note 5-5
9	BUSY	O	Busy state output pin	Note 5-4
10	RES#	I	Reset signal input. Active Low.	Note 5-3
11	D/C#	I	Data /Command control pin	Note 5-2
12	CS#	I	Chip select input pin	Note 5-1
13	SCL	I	Serial Clock pin (SPI)	
14	SDA	I/O	Serial Data pin (SPI)	
15	VDDIO	P	Power Supply for interface logic pins It should be connected with VCI	
16	VCI	P	Power Supply for the chip	
17	VSS	P	Ground	
18	VDD	C	Core logic power pin VDD can be regulated internally from VCI. A capacitor should be connected between VDD and VSS	
19	VPP	P	FOR TEST	Keep Open
20	VSH1	C	Positive Source driving voltage	
21	VGH	C	Power Supply pin for Positive Gate driving voltage and VSH1	
22	VSL	C	Negative Source driving voltage	
23	VGL	C	Power Supply pin for Negative Gate driving voltage VCOM and VSL	
24	VCOM	C	VCOM driving voltage	

I = Input Pin, O =Output Pin, I/O = Bi-directional Pin (Input/output), P = Power Pin, C = Capacitor Pin

Note 5-1: This pin (CS#) is the chip select input connecting to the MCU. The chip is enabled for MCU communication only when CS# is pulled LOW.

Note 5-2: This pin is (D/C#) Data/Command control pin connecting to the MCU in 4-wire SPI mode. When the pin is pulled HIGH, the data at SDA will be interpreted as data. When the pin is pulled LOW, the data at SDA will be interpreted as command.

Note 5-3: This pin (RES#) is reset signal input. The Reset is active low.

Note 5-4: This pin is Busy state output pin. When Busy is Low, the operation of chip should not be interrupted, command should not be sent. The chip would put Busy pin Low when -Outputting display waveform -Communicating with digital temperature sensor

Note 5-5: Bus interface selection pin

BS1 State	MCU Interface
L	4-lines serial peripheral interface(SPI) - 8 bits SPI
H	3- lines serial peripheral interface(SPI) - 9 bits SPI

6. Electrical Characteristics

6.1 Absolute Maximum Rating

Parameter	Symbol	Rating	Unit
Logic supply voltage	VCI,VDDIO	-0.5 to +4.0	V
Logic Input voltage	VIN	-0.5 to $V_{DDIO} + 0.5$	V
Logic Output voltage	VOUT	-0.5 to $V_{DDIO} + 0.5$	V
Operating Temp range	TOPR	0 to +40	°C.
Storage Temp range	TSTG	-25 to +70	°C.
Optimal Storage Temp	TST Go	23±3	°C.
Optimal Storage Humidity	HST Go	55±10	%RH

Note:


1. Maximum ratings are those values beyond which damages to the device may occur. Functional operation should be restricted to the limits in the Panel DC Characteristics tables.
2. The display screen should be kept white and face up during storage. Please refer to the [Reliability Test] section.

6.2 Panel DC Characteristics

The following specifications apply for: VSS=0V, VCI=3.0V, TOPR =23°C.

Parameter	Symbol	Condition	Applicable pin	Min.	Typ.	Max.	Unit
Single ground	V _{SS}	-		-	0	-	V
Logic supply voltage	V _{CI}	-	V _{CI}	2.3	3.0	3.6	V
Power for interface logic pins	V _{DDIO}		V _{DDIO}	2.3	-	3.6	V
Core logic voltage	V _{DD}		V _{DD}	-	-	-	V
VCOM_DC output voltage	V _{COM_DC}		V _{COM}	-4.0		-0.2	V
High level input voltage	V _{IH}	-	-	0.8 V _{DDIO}	-	-	V
Low level input voltage	V _{IL}	-	-	-	-	0.2V _{DDIO}	V
High level output voltage	V _{OH}	I _{OH} = -100uA	-	0.8 V _{DDIO}	-	-	V
Low level output voltage	V _{OL}	I _{OL} = 100uA	-	-	-	0.2V _{DDIO}	V
Typical power	P _{TYP}	V _{CI} =3.0V	-	-	12	-	mW
Deep sleep mode	P _{STPY}	V _{CI} =3.0V	-	-	0.003	-	mW
Typical operating current	I _{opr_VCI}	V _{CI} =3.0V	-	-	4	-	mA
Full / Partial update time	-	23 °C	-	-	20 / 12	-	sec
Deep sleep mode current	I _{dslp_VCI}	DC/DC off No clock No input load Ram data not retain	-	-	1	TBD	uA

Notes: 1. The typical power measurement method is as follows, and the output is reported according to the test screen provided by GOODISPLAY.



2. The deep sleep power is the consumed power when the panel controller is in deep sleep mode.
3. The listed electrical/optical characteristics are only guaranteed under the controller & waveform provided by GOODISPLAY.
4. Electrical measurement: Tektronix oscilloscope - MDO3024,
Tektronix current probe–TCP0030A.

6.3 Panel AC Characteristics (Driver IC Internal Regulators)

The following specifications apply for: VSS=0V, VCI=3.0V, TOPR =23°C.

Parameter	Symbol	Condition	Applicable pin	Min.	Typ.	Max.	Unit
VCOM output voltage	VCOM	VCI=3.0V Enable Clock and Analog by Master Activation Command VGH=20V VGL=-VGH VSH1=15V VSH2=5V VSL=-15V VCOM = -2V No waveform transitions. No loading. No RAM read/write No OTP read /write	VCOM	-2.2	-2	-1.8	V
Positive Source output voltage	V _{SH}		S0~S87	+14.8	+15	+15.2	V
Negative Source output voltage	V _{SL}		S0~S87	-15.2	-15	-14.8	V
Positive gate output voltage	V _{gh}		G0~G183	+19.5	+20	+20.5	V
Negative gate output voltage	V _{gl}		G0~G183	-20.5	-20	-19.5	V

6.4 MCU Interface

6.4.1 MCU Interface Selection

The pin assignment at different interface mode is summarized in Table 6-3-1. Different MCU mode can be set by hardware selection on BS1 pins. The display panel only supports 4-wire SPI or 3-wire SPI interface mode.

Pin Name	Data/Command Interface		Control Signal		
Bus interface	SDA	SCL	CS#	D/C#	RES#
BS1=L 4-wire SPI	SDA	SCL	CS#	D/C#	RES#
BS1=H 3-wire SPI	SDA	SCL	CS#	L	RES#

Table 6-3-1: MCU interface assignment under different bus interface mode

6.4.2 MCU Serial Interface (4-wire SPI)


The serial interface consists of serial clock SCL, serial data SDA, D/C#, CS#. This interface supports Write mode and Read mode.

Function	CS#	D/C#	SCL
Write command	L	L	↑
Write data	L	H	↑

Table 6-3-2: Control pins of 4-wire Serial Peripheral interface

Note: ↑ stands for rising edge of signal

Figure 6-3-1: 4-wire SPI mode




6.4.3 MCU Serial Interface (3-wire SPI)

Function	CS#	D/C#	SCL
Write command	L	Tie	↑
Write data	L	Tie	↑


Table 6-3-3: Control pins of 3-wire Serial Peripheral interface

Note: ↑ stands for rising edge of signal

Figure 6-3-2: 3-wire SPI mode



6.4.4 Interface Timing



Serial Interface Timing Characteristics

Symbol	Parameter	Min	Typ	Max	Unit
t _{CSS}	CSB select setup time	60			ns
t _{SCH}	CSB select hold time	65			ns
t _{SCC}	CSB deselect setup time	25			ns
t _{CHW}	CSB deselect hold time	100			ns
t _{SCYCW}	Serial clock cycle (Write)	50			ns
t _{SHW}	SCL "H" pulse width (Write)	25			ns
t _{SLW}	SCL "L" pulse width (Write)	25			ns
t _{SCYCL}	Serial clock cycle (Read)	400			ns
t _{SHR}	SCL "H" pulse width (Read)	180			ns
t _{SLR}	SCL "L" pulse width (Read)	180			ns
t _{SOS}	Data setup time	30			ns
t _{SDH}	Data hold time	30			ns
t _{DCS}	DC setup time	40			ns
t _{DCH}	DC hold time	40			ns
t _{ACC}	Access time			100	ns
t _{OH}	Output disable time	15			ns

7.Command Table

R/W#	DC	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	00	0	0	0	0	0	0	0	0	PSR	Panel Setting Register
0	1		A ₇	A ₆	A ₅	0	A ₃	A ₂	A ₁	A ₀		A[7:0] = 2Fh [POR] B[7:0] = 09h [POR] A[7:6] ~ RES[1:0] Display Resolution setting (source x gate) 00b: Follow TRES setting: 400x300 (Default) 01b: 320x300 10b: 300x240 11b: 200x300 *Remark: Inactive Gate outputs will be VGL for DRF and AMV. Inactive Source outputs will follow VCOM LUT output for DRF A[5] ~ B_mode Blanking Mode for voltage switching, the duration setting follow CDI. 0: Mode A Blanking time only for ACVCOM. 1: Mode B (Default) Blanking time for ACVCOM or switch mode of source power. A[3] ~ UD Gate Scan Direction: 0: Scan down. First line to Last line: Gn-1 ... G0 1: Scan up. (Default) First line to Last line: G0 ... Gn-1 A[2] ~ SHL Source Shift Direction: 0: Shift left. First data to Last data: Sn-1 ... S0 1: Shift right. (Default) First data to Last data: S0 ... Sn-1 A[1] ~ SHD_N Booster Switch: 0 : Booster off, register data are kept, and Source/VBD/Vcom are kept 0V or floating. 1 : Booster on. (Default) A[0] ~ RST_N Soft Reset: 0: The controller is reset. Reset all registers to their default value. Driver all function will be disabled. 1: Normal operation (Default). BUSY_N will output low during operation.

R/W#	DC	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	1		B7	B6	B5	B4	B3	B2	B1	B0		B[7] ~ LUT_EN 0: During reset, auto load LUT from MTP if it is valid. When PON/DRF, analog setting will follow the content of MTP. (Default) 1: During reset, no action to load LUT from MTP. When PON/DRF, analog setting will follow the content of MCU B[6:5] ~ FOPT[1:0] FOPT function 00b: NO effect. Scan 1 frame after waveform finished (Default) 01b: Will scan 1 frame same as last output (of LUT) after waveform finished. 10b: Will scan 1 frame with Floating output after waveform finished. 11b: No Scan after waveform finished (Power off floating) B[4] ~ VCMZ VCOM Hi-Z option 0: NO effect. (default) 1: VCOM is always floating. B[3] ~ TS_AUTO Temperature Sensor auto option 0: NO effect. 1: Before loading MTP, Temperature Sensor will be activated automatically one time. (default) B[2] ~ TIEG VGL power off option 0: NO effect. (default) 1: After power off booster, VGL will be tied to GND. B[1] ~ NORG VCOM display end GND option 0: NO effect. (default) 1: After refreshing display, VCOM is tied to GND before power off B[0] ~ VC_LUTZ VCOM display end floating option 0: NO effect. 1: After refreshing display, the output of VCOM is set to floating automatically (default)

R/W#	DC	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description																		
0	0	01	0	0	0	0	0	0	0	1	PWR	Power setting Register A[5:0] = 07h [POR] B[7:0] = F0h [POR] C[6:0] = 00h [POR] D[6:0] = 00h [POR] E[6:0] = 00h [POR] F[6:0] = 00h [POR]																		
0	1		0	0	0	0	0	A ₂	A ₁	A ₀		A[2] ~ VSC_EN Source LV power selection: 0: External source power for VSH2 pin. 1: Internal DCDC function for generate source power. (default) A[1] ~ VS_EN Source LV power selection: 0: External source power for VSH1 and VSL pin. 1: Internal DCDC function for generate source power. (default) A[0] ~ VG_EN Gate power selection: 0: External gate power for VGH and VGL pin. 1: Internal DCDC function for generate gate power. (default)																		
0	1		1	1	1	1	0	0	B ₁	B ₀		B[1:0] ~ VGPN [1:0] Internal VGH / VGL Voltage Level Selection: <table><tr><th>VGPN [1:0]</th><th>Gate Voltage Level</th></tr><tr><td>00</td><td>VGH=20V,VGL=-20V (Default) VSH=15V, VSL=-15V</td></tr><tr><td>01</td><td>VGH=17V ,VGL=-17V VSH=15V, VSL=-15V</td></tr><tr><td>10</td><td>VGH=15V,VGL=-15V VSH=13V, VSL=-13V</td></tr><tr><td>11</td><td>Reserved.</td></tr></table>	VGPN [1:0]	Gate Voltage Level	00	VGH=20V,VGL=-20V (Default) VSH=15V, VSL=-15V	01	VGH=17V ,VGL=-17V VSH=15V, VSL=-15V	10	VGH=15V,VGL=-15V VSH=13V, VSL=-13V	11	Reserved.								
VGPN [1:0]	Gate Voltage Level																													
00	VGH=20V,VGL=-20V (Default) VSH=15V, VSL=-15V																													
01	VGH=17V ,VGL=-17V VSH=15V, VSL=-15V																													
10	VGH=15V,VGL=-15V VSH=13V, VSL=-13V																													
11	Reserved.																													
0	1		0	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀		C[6:0] ~ VSPL [6:0] Internal Source Voltage Level Selection for VSH2@Mode0: <table><tr><th>VSPL[6:0]</th><th>Voltage Level</th></tr><tr><td>00h</td><td>3.0V (default)</td></tr><tr><td>02h</td><td>3.2V</td></tr><tr><td>04h</td><td>3.4V</td></tr><tr><td>06h</td><td>3.6V</td></tr><tr><td>:</td><td>:</td></tr><tr><td>76h</td><td>14.8V</td></tr><tr><td>78h</td><td>15.0V</td></tr><tr><td>Other</td><td>Reserved</td></tr></table>	VSPL[6:0]	Voltage Level	00h	3.0V (default)	02h	3.2V	04h	3.4V	06h	3.6V	:	:	76h	14.8V	78h	15.0V	Other	Reserved
VSPL[6:0]	Voltage Level																													
00h	3.0V (default)																													
02h	3.2V																													
04h	3.4V																													
06h	3.6V																													
:	:																													
76h	14.8V																													
78h	15.0V																													
Other	Reserved																													
0	1		0	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀		D[6:0] ~ VSNL[6:0] Internal Source Voltage Level Selection for VSL@Mode1: <table><tr><th>VSNL[6:0]</th><th>Voltage Level</th></tr><tr><td>00h</td><td>-3.0V (default)</td></tr><tr><td>02h</td><td>-3.2V</td></tr><tr><td>04h</td><td>-3.4V</td></tr><tr><td>06h</td><td>-3.6V</td></tr><tr><td>:</td><td>:</td></tr><tr><td>76h</td><td>-14.8V</td></tr><tr><td>78h</td><td>-15.0V</td></tr><tr><td>Other</td><td>Reserved</td></tr></table>	VSNL[6:0]	Voltage Level	00h	-3.0V (default)	02h	-3.2V	04h	-3.4V	06h	-3.6V	:	:	76h	-14.8V	78h	-15.0V	Other	Reserved
VSNL[6:0]	Voltage Level																													
00h	-3.0V (default)																													
02h	-3.2V																													
04h	-3.4V																													
06h	-3.6V																													
:	:																													
76h	-14.8V																													
78h	-15.0V																													
Other	Reserved																													

R/W#	DC	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description																		
0	1		0	E ₆	E ₅	E ₄	E ₃	E ₂	E ₁	E ₀		E[6:0] ~ VSPL2[6:0] Internal Source Voltage Level Selection for VSH1@Mode1: <table><tr><th>VSPL2[6:0]</th><th>Voltage Level</th></tr><tr><td>00h</td><td>3.0V (default)</td></tr><tr><td>02h</td><td>3.2V</td></tr><tr><td>04h</td><td>3.4V</td></tr><tr><td>06h</td><td>3.6V</td></tr><tr><td>:</td><td>:</td></tr><tr><td>76h</td><td>14.8V</td></tr><tr><td>78h</td><td>15.0V</td></tr><tr><td>Other</td><td>Reserved</td></tr></table>	VSPL2[6:0]	Voltage Level	00h	3.0V (default)	02h	3.2V	04h	3.4V	06h	3.6V	:	:	76h	14.8V	78h	15.0V	Other	Reserved
VSPL2[6:0]	Voltage Level																													
00h	3.0V (default)																													
02h	3.2V																													
04h	3.4V																													
06h	3.6V																													
:	:																													
76h	14.8V																													
78h	15.0V																													
Other	Reserved																													
0	1		0	F ₆	F ₅	F ₄	F ₃	F ₂	F ₁	F ₀		F[6:0] ~ VSNL2[6:0] Internal Source Voltage Level Selection for VSH2@Mode1: <table><tr><th>VSNL2[6:0]</th><th>Voltage Level</th></tr><tr><td>00h</td><td>3.0V (default)</td></tr><tr><td>02h</td><td>3.2V</td></tr><tr><td>04h</td><td>3.4V</td></tr><tr><td>06h</td><td>3.6V</td></tr><tr><td>:</td><td>:</td></tr><tr><td>76h</td><td>14.8V</td></tr><tr><td>78h</td><td>15.0V</td></tr><tr><td>Other</td><td>Reserved</td></tr></table>	VSNL2[6:0]	Voltage Level	00h	3.0V (default)	02h	3.2V	04h	3.4V	06h	3.6V	:	:	76h	14.8V	78h	15.0V	Other	Reserved
VSNL2[6:0]	Voltage Level																													
00h	3.0V (default)																													
02h	3.2V																													
04h	3.4V																													
06h	3.6V																													
:	:																													
76h	14.8V																													
78h	15.0V																													
Other	Reserved																													
0	0	02	0	0	0	0	0	0	1	0	POF	Power OFF Command Register																		
0	1		0	0	0	0	0	0	0	0		After power off command, driver will power off based on the Power OFF Sequence. BUSY_N will output low during operation. The Power OFF command will turn off DCDC, source driver, gate driver, VCOM driver, temperature sensor, but register and SRAM data will keep until VDD off. SD output will base on previous condition. *Remark: POF works at PON only																		
0	0	03	0	0	0	0	0	0	1	1	POFS	Power on/off Sequence Setting Register																		
0	1		0	0	A ₅	A ₄	0	0	A ₁	A ₀		A[7:0] = 00h [POR] A[5:4] ~ T_VDPG_OFF[1:0] Power off delay from VGH to VGL 00b: 20ms (default) 01b: 40ms 10b: 60ms 11b: 80ms A[1:0] ~ T_VDS_OFF[1:0] Power off delay from VSHX/VSL to VGH 00b: 20ms (default) 01b: 40ms 10b: 60ms 11b : 80ms																		
0	0	04	0	0	0	0	0	1	0	0	PON	Power ON Command Register																		
												After the Power ON command, driver will power on based on the Power ON Sequence. BUSY_N will output low during operation. * Remark: PON Include booster on, VSH1/VSH2/VSL regulator on With default BTST, timing is >80ms																		

R/W#	DC	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description																																				
0	0	06	0	0	0	0	0	1	1	0	BTST	VGH Booster Soft Start Setting Register (for VGH) A[6:0] = 0Fh [POR] B[6:0] = 8Bh [POR] C[6:0] = 9Ch [POR] D[6:0] = 96h [POR]																																				
0	1		0	A ₅	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		A[6:4] ~ VGHSSC_ONT [2:0] VGH booster maximum MOSFET ON time (reserved) A[6:4] = 000 (Default)																																				
0	1		1	B ₅	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀																																						
0	1		1	C ₅	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀																																						
0	1		1	D ₅	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀		A[3:2] ~ T_VGHSSA [1:0] = 11 (Default) VGH booster soft start Phase A duration A[1:0] ~ T_VGHSSB [1:0] = 11 (Default) VGH booster soft start Phase B duration																																				
												<table><tr><th></th><th>Soft Start Phase Period (ms)</th></tr><tr><td>00</td><td>10</td></tr><tr><td>01</td><td>20</td></tr><tr><td>10</td><td>30</td></tr><tr><td>11</td><td>40</td></tr></table>		Soft Start Phase Period (ms)	00	10	01	20	10	30	11	40																										
	Soft Start Phase Period (ms)																																															
00	10																																															
01	20																																															
10	30																																															
11	40																																															
												B[6:4] ~ VGHSSA_DRV [2:0] = 000 (Default) VGH Phase A Driving Strength C[6:4] ~ VGHSSB_DRV [2:0] = 001 (Default) VGH Phase B Driving Strength D[6:4] ~ VGHSSC_DRV [2:0] = 001 (Default) VGH Phase C Driving Strength																																				
												<table><tr><th colspan="4">Driving Strength</th></tr><tr><td>000</td><td>0</td><td>100</td><td>(reserved)</td></tr><tr><td>001</td><td>1</td><td>101</td><td>(reserved)</td></tr><tr><td>010</td><td>2</td><td>110</td><td>(reserved)</td></tr><tr><td>011</td><td>3(strongest)</td><td>111</td><td>(reserved)</td></tr></table>	Driving Strength				000	0	100	(reserved)	001	1	101	(reserved)	010	2	110	(reserved)	011	3(strongest)	111	(reserved)																
Driving Strength																																																
000	0	100	(reserved)																																													
001	1	101	(reserved)																																													
010	2	110	(reserved)																																													
011	3(strongest)	111	(reserved)																																													
												B[3:0] ~ VGHSSA_OFFT [3:0] = 1011 (Default) VGH Phase A Minimum OFF Time C[3:0] ~ VGHSSB_OFFT [3:0] = 1100 (Default) VGH Phase B Minimum OFF Time D[3:0] ~ VGHSSC_OFFT [3:0] = 0110 (Default) VGH Phase C Minimum OFF Time																																				
												<table><tr><th colspan="4">Minimum OFF Time (setting)</th></tr><tr><td>0000</td><td>OFFH0</td><td>1000</td><td>OFFH8</td></tr><tr><td>0001</td><td>OFFH1</td><td>1001</td><td>OFFH9</td></tr><tr><td>0010</td><td>OFFH2</td><td>1010</td><td>OFFHA</td></tr><tr><td>0011</td><td>OFFH3</td><td>1011</td><td>OFFHB</td></tr><tr><td>0100</td><td>OFFH4</td><td>1100</td><td>OFFHC</td></tr><tr><td>0101</td><td>OFFH5</td><td>1101</td><td>OFFHD</td></tr><tr><td>0110</td><td>OFFH6</td><td>1110</td><td>OFFHE</td></tr><tr><td>0111</td><td>OFFH7</td><td>1111</td><td>OFFHF</td></tr></table>	Minimum OFF Time (setting)				0000	OFFH0	1000	OFFH8	0001	OFFH1	1001	OFFH9	0010	OFFH2	1010	OFFHA	0011	OFFH3	1011	OFFHB	0100	OFFH4	1100	OFFHC	0101	OFFH5	1101	OFFHD	0110	OFFH6	1110	OFFHE	0111	OFFH7	1111	OFFHF
Minimum OFF Time (setting)																																																
0000	OFFH0	1000	OFFH8																																													
0001	OFFH1	1001	OFFH9																																													
0010	OFFH2	1010	OFFHA																																													
0011	OFFH3	1011	OFFHB																																													
0100	OFFH4	1100	OFFHC																																													
0101	OFFH5	1101	OFFHD																																													
0110	OFFH6	1110	OFFHE																																													
0111	OFFH7	1111	OFFHF																																													
0	0	07	0	0	0	0	0	1	1	1	DSLTP	Deep Sleep Register																																				
0	1		1	0	1	0	0	1	0	1		This command makes the chip enter the deep-sleep mode. The deep sleep mode could return to stand-by mode by hardware reset assertion. The only one parameter is a check code, the command would be executed if check code is A5h.																																				

R/W#	DC	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	10	0	0	0	1	0	0	0	0	DTM	Data Start transmission Register
2 bit per pixel												This command indicates that user starts to transmit data. Then write to SRAM. While complete data transmission, user must send a Data Refresh command (R12H). Then the chip will start to send data/VCOM for panel.
0	1		KPixel1 [1:0]	KPixel2 [1:0]	KPixel3 [1:0]	KPixel4 [1:0]						
:			...									
0	1		KPixel (4M-3) [1:0]	KPixel (4M-2) [1:0]	KPixel (4M-1) [1:0]	KPixel (4M) [1:0]						
											KPixel[1:0] Source Driver Output	
					DDX=1 (Default)		DDX=0					
			00b		Gray 0		Gray 3					
			01b		Gray 1		Gray 2					
			10b		Gray 2		Gray 1					
			11b		Gray 3		Gray 0					
											After issue this command, the host must send at least 1-byte data to the device.	
0	0	12	0	0	0	1	0	0	1	0	DRF	Display Refresh Command Register
0	1		0	0	0	0	0	0	0	0		After this command is issued, driver will refresh display (data/VCOM) according to SRAM data and LUT. BUSY_N will output low during operation.
0	0	17	0	0	0	1	0	1	1	1	AUTO	Auto Sequence Register
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		This command makes the chip enter the auto sequence Single-chip application ONLY. Auto Sequence Option 0xA5: Start Auto Sequence (PON > DRF > POF) 0xA7: Start Auto Sequence (PON > DRF > POF > DSLP). Others: No effect BUSY_N will output low during operation.
0	0	30	0	0	1	1	0	0	0	0	PLL	Frame Rate Control register
0	1		0	0	0	0	A ₃	A ₂	A ₁	A ₀		The command controls the clock frequency. A[3:0] = 2h [POR] A[3] ~ Dyna Dynamic Frame Rate 0: Disable (Default) 1: Enable A[2:0] ~ FR[2:0] It supports the following frame rates. Frame Rate Selection, Frame rate for Gate/Source switching that exclude the blanking time defined in CDI.
			FR[2:0]		Frame Rate Selection							
			000		12.5Hz							
			001		25Hz							
			010		50Hz (Default)							
			011		65Hz							
			100		75Hz							
			101		85Hz							
			110		100Hz							
			111		120Hz							

R/W#	DC	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description																																																									
0	0	40	0	1	0	0	0	0	0	0	TSC	Temperature Sensor Command Register																																																									
1	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		This command enables internal temperature sensor. BUSY_N will output low during operation. Then the temperature value can be read in 1degC step A[7:0] ~ TS [7:0] <table><tr><th>TS [7:0]</th><th>Return Value(degC)</th></tr><tr><td>E7h</td><td>-25</td></tr><tr><td>...</td><td>...</td></tr><tr><td>FFh</td><td>-1</td></tr><tr><td>00h</td><td>0</td></tr><tr><td>01h</td><td>1</td></tr><tr><td>...</td><td>...</td></tr><tr><td>19h</td><td>25</td></tr><tr><td>...</td><td>...</td></tr><tr><td>31h</td><td>49</td></tr><tr><td>32h</td><td>50</td></tr></table>	TS [7:0]	Return Value(degC)	E7h	-25	...	...	FFh	-1	00h	0	01h	1	...	...	19h	25	...	...	31h	49	32h	50																																			
TS [7:0]	Return Value(degC)																																																																				
E7h	-25																																																																				
...	...																																																																				
FFh	-1																																																																				
00h	0																																																																				
01h	1																																																																				
...	...																																																																				
19h	25																																																																				
...	...																																																																				
31h	49																																																																				
32h	50																																																																				
0	0	41	0	1	0	0	0	0	0	1	TSE	Temperature Sensor Enable Register																																																									
0	1		0	0	0	0	A ₃	A ₂	A ₁	0		This command selects Temperature offset A[7:0] = 00h [POR] A[3:0] ~ TO[3:1], Temperature offset: <table><tr><th>TO[3:1]</th><th>Calculation</th><th>TO[3:1]</th><th>Calculation</th></tr><tr><td>000</td><td>+0</td><td>100</td><td>-4</td></tr><tr><td>001</td><td>+1</td><td>101</td><td>-3</td></tr><tr><td>010</td><td>+2</td><td>110</td><td>-2</td></tr><tr><td>011</td><td>+3</td><td>111</td><td>-1</td></tr></table>	TO[3:1]	Calculation	TO[3:1]	Calculation	000	+0	100	-4	001	+1	101	-3	010	+2	110	-2	011	+3	111	-1																																					
TO[3:1]	Calculation	TO[3:1]	Calculation																																																																		
000	+0	100	-4																																																																		
001	+1	101	-3																																																																		
010	+2	110	-2																																																																		
011	+3	111	-1																																																																		
0	0	50	0	1	0	1	0	0	0	0	CDI	VCOM and DATA interval setting Register																																																									
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		This command indicates the Border Output Selection and the interval between Vcom and data output A[7:0] = 97h [POR] A[7:5]~VBD [2:0] Border Output Selection: <table><tr><th></th><th>DDX=1</th><th>DDX=0</th></tr><tr><th>VBD[2:0]</th><th>LUT (Default)</th><th>LUT</th></tr><tr><td>000</td><td>Gray 0</td><td>HIZ</td></tr><tr><td>001</td><td>Gray 1</td><td>Gray 3</td></tr><tr><td>010</td><td>Gray 2</td><td>Gray 2</td></tr><tr><td>011</td><td>Gray 3</td><td>Gray 1</td></tr><tr><td>100</td><td>HIZ(Default)</td><td>Gray 0</td></tr></table> A[4]: DDX Data Polarity for Pixel Data (See DTM command) 0: Invert 1: Non-invert (Default) A[3:0] ~ CDI[3:0] Gate and source blanking time (No gate source scanning) <table><tr><th>CDI [3:0]</th><th>Interval (ms)</th><th>CDI [3:0]</th><th>Interval (ms)</th></tr><tr><td>0h</td><td>2</td><td>8h</td><td>40</td></tr><tr><td>1h</td><td>4</td><td>9h</td><td>60</td></tr><tr><td>2h</td><td>8</td><td>Ah</td><td>80</td></tr><tr><td>3h</td><td>12</td><td>Bh</td><td>100</td></tr><tr><td>4h</td><td>14</td><td>Ch</td><td>120</td></tr><tr><td>5h</td><td>16</td><td>Dh</td><td>140</td></tr><tr><td>6h</td><td>18</td><td>Eh</td><td>160</td></tr><tr><td>7h</td><td>20 (Default)</td><td>Fh</td><td>Reserved</td></tr></table> User needs to review CDI setting to have stable VCOM in application		DDX=1	DDX=0	VBD[2:0]	LUT (Default)	LUT	000	Gray 0	HIZ	001	Gray 1	Gray 3	010	Gray 2	Gray 2	011	Gray 3	Gray 1	100	HIZ(Default)	Gray 0	CDI [3:0]	Interval (ms)	CDI [3:0]	Interval (ms)	0h	2	8h	40	1h	4	9h	60	2h	8	Ah	80	3h	12	Bh	100	4h	14	Ch	120	5h	16	Dh	140	6h	18	Eh	160	7h	20 (Default)	Fh	Reserved
	DDX=1	DDX=0																																																																			
VBD[2:0]	LUT (Default)	LUT																																																																			
000	Gray 0	HIZ																																																																			
001	Gray 1	Gray 3																																																																			
010	Gray 2	Gray 2																																																																			
011	Gray 3	Gray 1																																																																			
100	HIZ(Default)	Gray 0																																																																			
CDI [3:0]	Interval (ms)	CDI [3:0]	Interval (ms)																																																																		
0h	2	8h	40																																																																		
1h	4	9h	60																																																																		
2h	8	Ah	80																																																																		
3h	12	Bh	100																																																																		
4h	14	Ch	120																																																																		
5h	16	Dh	140																																																																		
6h	18	Eh	160																																																																		
7h	20 (Default)	Fh	Reserved																																																																		

R/W#	DC	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description																
0	0	51	0	1	0	1	0	0	0	1	LPD	Lower Power Detection Register																
1	1		0	0	0	0	0	0	0	A ₀		BUSY_N will output low during operation. Then the LPD status can be read. A[0] ~ LPD status 0: Low power input VDD<2.5V, selected by LVD_SEL[1:0] in command LVSEL 1: Normal (default)																
0	0	61	0	1	1	0	0	0	0	1	TRES	Resolution setting Register A[9:0] = 190h [POR] B[9:0] = 12Ch [POR]																
0	1		0	0	0	0	0	0	A ₉	A ₈		This command defines alternative resolution A[9]=0b, A[8:0] ~ HRES[8:0] Horizontal Display Resolution																
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		Remark: Horizontal resolution should be 4-multiple.																
0	1		0	0	0	0	0	0	B ₉	B ₈		B[9]=0b, B[8:0] ~ VRES[8:0] Vertical Display Resolution																
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀		e.g. HRES= 190h, VRES= 12Ch																
													<table><tr><th>UD,SHL</th><th>Source and gate sequence</th></tr><tr><td>00</td><td>S399,G299 to S0,G0</td></tr><tr><td>01</td><td>S0, G299 to S399,G0</td></tr><tr><td>10</td><td>S399,G0 to S0, G299</td></tr><tr><td>11</td><td>S0,G0 to S399, G299</td></tr></table>	UD,SHL	Source and gate sequence	00	S399,G299 to S0,G0	01	S0, G299 to S399,G0	10	S399,G0 to S0, G299	11	S0,G0 to S399, G299					
UD,SHL	Source and gate sequence																											
00	S399,G299 to S0,G0																											
01	S0, G299 to S399,G0																											
10	S399,G0 to S0, G299																											
11	S0,G0 to S399, G299																											
													Remark: 1) Both PSR.RES & TRES command can set panel resolution. Priority will be given to the last received PSR or TRES command. 2) TRES is selected when PSR.RES=2'b00 3) VRES[8:0] >= 152															
0	0	65	0	1	1	0	0	1	0	1	GSST	Gate/Source Start Setting Register. A[9:0] = 000h [POR] B[9:0] = 000h [POR]																
0	1		0	0	0	0	0	0	A ₉	A ₈		A[9]=0b, A[8:0] ~ S_start[8:0] First valid source output channel setting																
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀																		
0	1		0	0	0	0	0	0	B ₉	B ₈		<table><tr><th>S_start [7:0]</th><th>First valid source output</th></tr><tr><td>00h</td><td>S0 (Default)</td></tr><tr><td>04h</td><td>S4</td></tr><tr><td>08h</td><td>S8</td></tr><tr><td>...</td><td>...</td></tr><tr><td>188h</td><td>S392</td></tr><tr><td>18Ch</td><td>S396</td></tr><tr><td>Other</td><td>Reserved</td></tr></table>	S_start [7:0]	First valid source output	00h	S0 (Default)	04h	S4	08h	S8	...	...	188h	S392	18Ch	S396	Other	Reserved
S_start [7:0]	First valid source output																											
00h	S0 (Default)																											
04h	S4																											
08h	S8																											
...	...																											
188h	S392																											
18Ch	S396																											
Other	Reserved																											
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀	B[9]=0b, B[8:0] ~ G_start[8:0] First valid gate output channel setting																	
													GSST and TRES can define the display window from target source and gate start and end line. Eg. GD: First G active = G16, G_start[8:0]=16. Last G active = G279, VRES[8:0]=264. SD: First S active = S8, S_start[7:0]=8. Last S active = S167, HRES[7:0]=160. Remark: 1) PSR.RES[1:0] = 00 2) G_start+VRES< 300, S_start+HRES< 400.															


R/W#	DC	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description																	
0	0	70	0	1	1	1	0	0	0	0	REV	Chip Revision Register The command is to read the ID A[7:0] = 06h [POR] B[7:0] = 01h [POR] C[7:0] = 01h [POR]																	
1	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀																			
1	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀																			
1	1		C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀																			
0	0	80	1	0	0	0	0	0	0	0	AMV	Auto Measurement VCOM Register This command implements related VCOM sensing setting. A[7:0] = 00h [POR]																	
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	0	A ₀		A[7:6] ~ P[1:0] Number of sensing Points 00: 2 (Default) 01: 4 10: 8 11: 16 A[5:4] ~ AMVT[1:0] Auto Measure Vcom Time: Sensing Time 00: 5 sec. (Default) 01: 10 sec. 10: 15 sec. 11: 20 sec. A[3] ~ AMVX VCOM measurement Gate settings 0: Gate scan normally during VCOM measurement (Default) 1: All Gates ON during VCOM measurement A[2] ~ AMVS Source output of AMV: 0: Set Source output to 0V during Auto Measure VCOM period. (Default) 1: Set Source output to VSH_LV during Auto Measure VCOM period. A[0] ~ AMVE Auto Measure Vcom Enable (/Disable): 0: Disabled (Default) 1: Enabled BUSY_N will output low during operation. Note: AMV works at PON only																	
0	0	81	1	0	0	0	0	0	0	1	VV	Auto Measurement VCOM Register This command gets the Vcom value after AMV.																	
1	1		1	0	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		A[5:0] ~ VV[5:0]: Vcom read Value, valid range from -0.2V to -3.0V. <table><tr><th>VV[5:0]</th><th>Vcom read value</th></tr><tr><td>00h</td><td>Reserved</td></tr><tr><td>04h</td><td>-0.2V</td></tr><tr><td>08h</td><td>-0.4V</td></tr><tr><td>0Ch</td><td>-0.6V</td></tr><tr><td>10h</td><td>-0.8V</td></tr><tr><td>...</td><td>...</td></tr><tr><td>3Ch</td><td>-3.0V</td></tr><tr><td>others</td><td>Reserved</td></tr></table>	VV[5:0]	Vcom read value	00h	Reserved	04h	-0.2V	08h	-0.4V	0Ch	-0.6V	10h	-0.8V	...	...	3Ch	-3.0V	others
VV[5:0]	Vcom read value																												
00h	Reserved																												
04h	-0.2V																												
08h	-0.4V																												
0Ch	-0.6V																												
10h	-0.8V																												
...	...																												
3Ch	-3.0V																												
others	Reserved																												

R/W#	DC	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description																		
0	0	82	1	0	0	0	0	0	1	0	VDCS	VCM_DC Setting Register This command sets VCOM_DC value. A[7:0] = 00h [POR]																		
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	0	0		A[7] ~ MTP_VCM Vcom follow VDCS after RESET. 0: Disable (Default), auto load from MTP if it is valid. 1: Enable, VCOM value from the VDCS[6:0] A[6:0] ~ VDCS[6:0]: VCOM_DC Setting, 0.2V step from -0.2V to -3V. <table><tr><th>VDCS [6:0]</th><th>VCOM_DC Setting</th></tr><tr><td>00h</td><td>Reserved</td></tr><tr><td>04h</td><td>-0.2V</td></tr><tr><td>08h</td><td>-0.4V</td></tr><tr><td>0Ch</td><td>-0.6V</td></tr><tr><td>10h</td><td>-0.8V</td></tr><tr><td>...</td><td>...</td></tr><tr><td>3Ch</td><td>-3.0V</td></tr><tr><td>others</td><td>Reserved</td></tr></table>	VDCS [6:0]	VCOM_DC Setting	00h	Reserved	04h	-0.2V	08h	-0.4V	0Ch	-0.6V	10h	-0.8V	...	...	3Ch	-3.0V	others	Reserved
VDCS [6:0]	VCOM_DC Setting																													
00h	Reserved																													
04h	-0.2V																													
08h	-0.4V																													
0Ch	-0.6V																													
10h	-0.8V																													
...	...																													
3Ch	-3.0V																													
others	Reserved																													
0	0	83	1	0	0	0	0	0	1	1	PTLW	PARTIAL WINDOW This command sets partial window address. A[9:0] = 000h [POR] B[9:0] = 18Fh [POR] C[9:0] = 000h [POR] D[9:0] = 12Bh [POR] E[7:0] = 00h [POR] A[9]=0b, A[8:0] ~ HRST [8:0] Horizontal start address B[9]=0b, B[8:0] ~ HRED [8:0] Horizontal end address C[9]=0b, C[8:0] ~ VRST [8:0] Vertical start address D[9]=0b, D[8:0] ~ VRED [8:0] Vertical end address E[0] ~ PMODE 0: disable partial mode (Default) 1: enable partial mode Gate scan both inside and outside of the partial window Requirement: 1) HRST [8:0]<= HRED [8:0] 2) VRST [8:0]<= VRED [8:0] 3) HRST/HRED step size = 4, HRST [1:0] = 2b'00, HRED [1:0] = 2'b11																		
0	1		0	0	0	0	0	0	A ₉	A ₈																				
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀																				
0	1		0	0	0	0	0	0	B ₉	B ₈																				
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀																				
0	1		0	0	0	0	0	0	C ₉	C ₈																				
0	1		C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀																				
0	1		0	0	0	0	0	0	D ₉	D ₈																				
0	1		D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀																				
0	1		0	0	0	0	0	0	0	E ₀																				
0	0	90	1	0	0	1	0	0	0	0	PGM	Program Mode This command is to set MTP program mode After this command is issued, the chip would enter the program mode. After the programming procedure completed, a hardware reset is necessary for leave the program mode BUSY_N will output low until PGM mode is ready.																		


R/W#	DC	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description																																																																							
0	0	91	1	0	0	1	0	0	0	1	APG	Active Program This command is to execute MTP program After this command is issued, the chip would program the MTP. BUSY_N will output low during operation.																																																																							
0	0	92	1	0	0	1	0	0	1	0	RMTP	Read MTP Data This command is to read the MTP content from SRAM. The 1 st byte read is dummy byte. The 2 nd byte read is the content of Address 0 in MTP The N+1 th byte read is the content of Address n in MTP After issue this command, the host must read at least 1 byte data from the device.																																																																							
1	1		1 st ~ dummy 2 nd ~ N+1th Parameter																																																																																
0	0	E0	1	1	1	0	0	0	0	0	CCSET	CCSET for temperature input selection A[7:0] = 00h [POR]																																																																							
0	1		0	0	0	0	0	0	A ₁	0		A[1] = TSFIX Temperature Input selection 0: Use Internal Temperature sensor (Default) 1: Use TSSET[7:0] value A[0] = CSEIN, cascade mode enable 0: Disable 1: Enable																																																																							
0	0	E3	1	1	1	0	0	0	1	1	PWS	Power Saving Register This command is sets for saving power VCOM/Source power saving during display refresh period. A[7:0] = 65h [POR]																																																																							
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		If the output voltage of VCOM/Source is from negative to positive or from positive to negative, the power saving mechanism will be activated. The active period width is defined by the following two parameters. A[7:4] = VCOM_W [3:0] <table><tr><th>VCOM_W [3:0]</th><th>VCOM_power saving width. (time unit)</th><th>VCOM_W [3:0]</th><th>VCOM_power saving width. (time unit)</th></tr><tr><td>0</td><td>Reserved</td><td>8</td><td>8</td></tr><tr><td>1</td><td>1</td><td>9</td><td>9</td></tr><tr><td>2</td><td>2</td><td>10</td><td>10</td></tr><tr><td>3</td><td>3</td><td>11</td><td>11</td></tr><tr><td>4</td><td>4</td><td>12</td><td>12</td></tr><tr><td>5</td><td>5</td><td>13</td><td>13</td></tr><tr><td>6</td><td>6[Default]</td><td>14</td><td>14</td></tr><tr><td>7</td><td>7</td><td>15</td><td>15</td></tr></table> A[3:0] = SD_W [3:0] <table><tr><th>SD_W [3:0]</th><th>Source power saving width[us]</th><th>SD_W [3:0]</th><th>Source power saving width [us]</th></tr><tr><td>0</td><td>Reserved</td><td>8</td><td>4</td></tr><tr><td>1</td><td>0.5</td><td>9</td><td>4.5</td></tr><tr><td>2</td><td>1</td><td>10</td><td>5</td></tr><tr><td>3</td><td>1.5</td><td>11</td><td>5.5</td></tr><tr><td>4</td><td>2</td><td>12</td><td>6</td></tr><tr><td>5</td><td>2.5[Default]</td><td>13</td><td>6.5</td></tr><tr><td>6</td><td>3</td><td>14</td><td>7</td></tr><tr><td>7</td><td>3.5</td><td>15</td><td>7.5</td></tr></table>	VCOM_W [3:0]	VCOM_power saving width. (time unit)	VCOM_W [3:0]	VCOM_power saving width. (time unit)	0	Reserved	8	8	1	1	9	9	2	2	10	10	3	3	11	11	4	4	12	12	5	5	13	13	6	6[Default]	14	14	7	7	15	15	SD_W [3:0]	Source power saving width[us]	SD_W [3:0]	Source power saving width [us]	0	Reserved	8	4	1	0.5	9	4.5	2	1	10	5	3	1.5	11	5.5	4	2	12	6	5	2.5[Default]	13	6.5	6	3	14	7	7	3.5	15
VCOM_W [3:0]	VCOM_power saving width. (time unit)	VCOM_W [3:0]	VCOM_power saving width. (time unit)																																																																																
0	Reserved	8	8																																																																																
1	1	9	9																																																																																
2	2	10	10																																																																																
3	3	11	11																																																																																
4	4	12	12																																																																																
5	5	13	13																																																																																
6	6[Default]	14	14																																																																																
7	7	15	15																																																																																
SD_W [3:0]	Source power saving width[us]	SD_W [3:0]	Source power saving width [us]																																																																																
0	Reserved	8	4																																																																																
1	0.5	9	4.5																																																																																
2	1	10	5																																																																																
3	1.5	11	5.5																																																																																
4	2	12	6																																																																																
5	2.5[Default]	13	6.5																																																																																
6	3	14	7																																																																																
7	3.5	15	7.5																																																																																

R/W#	DC	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description																						
												Remark: VCOM_W setting < CDI setting SD_W setting < S2G setting																						
0	0	E4	1	1	1	0	0	1	0	0	LVSEL	LVD Voltage Select Register This command is sets for low power detect level power A[1:0] = 3h [POR]																						
0	1		0	0	0	0	0	0	A ₁	A ₀		A[1:0] ~ LVD_SEL[1:0] Low power detection threshold 00: 2.2V 01: 2.3V 10: 2.4V 11 : 2.5V (Default)																						
0	0	E6	1	1	1	0	0	1	1	0	TSSET	Manual input temperature value This command is to force the TS value A[7:0] = 00h [POR]																						
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		A[7:0] ~ TS_SET[7:0] When TSFIX=1, Temperature value will be set by TS_SET[7:0]. Format of the temperature value is 8-bit binary value and it is 1degC per step.																						
<table><tr><th>TS_SET[7:0]</th><th>Force the TS Value(degC)</th></tr><tr><td>E7h</td><td>-25</td></tr><tr><td>...</td><td>...</td></tr><tr><td>FFh</td><td>-1</td></tr><tr><td>00h</td><td>0</td></tr><tr><td>01h</td><td>1</td></tr><tr><td>...</td><td>...</td></tr><tr><td>19h</td><td>25</td></tr><tr><td>...</td><td>...</td></tr><tr><td>31h</td><td>49</td></tr><tr><td>32h</td><td>50</td></tr></table>													TS_SET[7:0]	Force the TS Value(degC)	E7h	-25	...	...	FFh	-1	00h	0	01h	1	...	...	19h	25	...	...	31h	49	32h	50
TS_SET[7:0]	Force the TS Value(degC)																																	
E7h	-25																																	
...	...																																	
FFh	-1																																	
00h	0																																	
01h	1																																	
...	...																																	
19h	25																																	
...	...																																	
31h	49																																	
32h	50																																	

8. Block Diagram




9. Typical Application Circuit with SPI Interface




Part Name	Requirements for spare part
C1—C12	0603/0805; X5R/X7R; Voltage Rating: $\geq 25V$
R1、R2	0603/0805; 1% variation, $\geq 0.05W$
D1—D3	MBR0530: 1) Reverse DC Voltage $\geq 30V$ 2) $I_o \geq 500mA$ 3) Forward voltage $\leq 430mV$
Q1	Si1308EDL: 1) Drain-Source breakdown voltage $\geq 30V$ 2) $V_{gs(th)} \leq 1.5V$ 3) $R_{ds(on)} \leq 400m\Omega$
L1	refer to NR3015: $I_o = 500mA(max)$
P1	24pins, 0.5mm pitch

10. Typical Operating Sequence

10.1 LUT from OTP Operation Flow



10.2 OTP Operation Reference Program Code



11. Reliability Test

NO	Test items	Test condition
1	Low-Temperature Storage	T = -25°C, 500 h Test in white pattern
2	High-Temperature Storage	T=60°C, RH=35%, 500h Test in white pattern
3	High-Temperature Operation	T=40°C, RH=35%, 500h
4	Low-Temperature Operation	0°C, 500h
5	High-Temperature, High-Humidity Operation	T=40°C, RH=80%, 500h
6	High-Temperature, High-Humidity Storage	T=60°C, RH=80%, 500h Test in white pattern
7	Temperature Cycle	1 cycle:[-25°C 30min]→[+60 °C 30 min] : 100 cycles Test in white pattern
8	ESD Gun	Air+/-4KV;Contact+/-2KV Contact+/-2KV(HBMC:100pF;R:1.5k ohm) Contact+/-200V(MMC:200pF;R:0 ohm) (Naked EPD display,including IC and FPC area)
9	Vibration test	Frequency: 10-500Hz Direction: X, Y, Z Duration: 1 hour in each direction
10	Dropping test	The test height is determined by the weight of the test object. Weight ≤20KG, drop height 1000mm Weight ≤50KG, drop height 500mm Weight ≤100KG, drop height 250mm

Note: 1. Stay white pattern for storage and non-operation test.

2. Operation is black→white→red→yellow pattern, the interval is 150s.

3. Put in 20°C--25°C for 1hour after test finished, The function ,appearance and display performance is OK.

12. Quality Assurance

12.1 Environment


Temperature: $23 \pm 3^{\circ}\text{C}$

Humidity: $55 \pm 5\% \text{RH}$


12.2 Illuminance

Brightness: 1200~1500LUX; distance: 20-30CM; Angle: Relate 45° surround.

12.3 Inspect method



12.4 Display are



12.5 Ghosting test method

Four-color ghosting is measured with following transition from horizontal 4 scale pattern to vertical 4 scale pattern. The listed optical characteristics are only guaranteed under the controller & waveform provided by GOODISPLAY.



1) Measurement Instruments: X-rite i1Pro

2) Ghosting formula:

W ghosting: $\Delta E = \text{Max} (\Delta E_{ab}(Y-W, R-W), \Delta E_{ab}(Y-W, W-W), \Delta E_{ab}(Y-W, B-W), \Delta E_{ab}(R-W, W-W), \Delta E_{ab}(R-W, B-W), \Delta E_{ab}(W-W, B-W))$



K ghosting: $\Delta E = \text{Max} (\Delta E_{ab}(Y-B, R-B), \Delta E_{ab}(Y-B, W-B), \Delta E_{ab}(Y-B, B-B), \Delta E_{ab}(R-B, W-B), \Delta E_{ab}(R-B, B-B), \Delta E_{ab}(W-B, B-B))$

R ghosting: $\Delta E = \text{Max} (\Delta E_{ab}(Y-R, R-R), \Delta E_{ab}(Y-R, W-R), \Delta E_{ab}(Y-R, B-R), \Delta E_{ab}(R-R, W-R), \Delta E_{ab}(R-R, B-R), \Delta E_{ab}(W-R, B-R))$






Y ghosting: $\Delta E = \text{Max} (\Delta E_{ab}(Y-Y, R-Y), \Delta E_{ab}(Y-Y, W-Y), \Delta E_{ab}(Y-Y, B-Y), \Delta E_{ab}(R-Y, W-Y), \Delta E_{ab}(R-Y, B-Y), \Delta E_{ab}(W-Y, B-Y))$

12.6 Inspection standard

12.6.1 Electric inspection standard

NO.	Item	Standard	Defect level	Method	Scope
1	Display	Clear display、 Display complete、 Display uniform	MA	Visual inspection	Zone A
2	Black/White spots	 $D = (L + W) / 2$ $D \leq 0.3\text{mm}$, negligible $0.3\text{mm} < D \leq 0.5\text{mm}$, $N \leq 5$, Allowed $0.5\text{mm} < D$ Not Allow	MI	Visual Inspection card	Zone A
3	Black/White lines (No switch)	 $L \leq 1.0\text{mm}$, $W \leq 0.15\text{mm}$ negligible $1.0\text{mm} < L \leq 4.0\text{mm}$ $0.15\text{mm} < W \leq 0.5\text{mm}$ $N \leq 4$ allowable $L > 4.0\text{mm}$,or $W > 0.5\text{mm}$ is not allowed	MI	Visual Inspection card	Zone A
4	Ghost image	Allowed in switching process	MI	Visual	Zone A
5	Flash dot / Multilateral	Flash points are allowed when switching screens Multilateral colors outside the frame are allowed for fixed screen time	MI	Visual/ Inspection card	Zone A
6	Segmented display	Selection segments are all displayed, and other segments are not displayed after the selection segment.	MA	Visual inspection card	Zone A
7	Short circuit/ Circuit break/ Abnormal Display	Not Allow	MA	Visual	Zone A
8	Corner mura	$X > 1\text{mm}$, $Y > 1\text{mm}$, not allow 	MI	Visual/Ruler	Zone A

12.6.2 Appearance inspection standard

NO.	Item	Standard	Defect level	Method	Scope
1	B/W spots /Bubble/ Foreign bodies/ Dents	 $D \leq 0.3\text{mm}$, Allowed $0.3\text{mm} < D \leq 0.5\text{mm}$, $N \leq 5$ $D > 0.5\text{mm}$, Not Allow	MI	Visual/ inspection Card	Zone A
2	Chips/Scratch/ Edge crown	 $X \leq 3\text{mm}$, $Y \leq 0.5\text{mm}$ t= not counted , and without affecting the electrode , permissible  $X \leq 2\text{mm}$ or $Y \leq 2\text{mm}$ t= not counted.and without affecting the electrode , permissible  $W \leq 0.1\text{mm}$, $L \leq 5\text{mm}$, without affecting the electrode , $n \leq 2$	MI	Visual / Ruler	Zone A/B
3	TFT Cracks	 Not Allow	MA	Visual / Microscope	Zone A/B
4	Dirty/ foreign body	Allowed if can be removed	MI	Visual / clean cloth	Zone A / B
5	FPC broken/ FPC oxidation / scratch	 Not Allow	MA	Visual / Microscope	Zone B
6	B/W Line	 $L \leq 1.0\text{mm}$, $W \leq 0.15\text{mm}$ negligible $1.0\text{mm} < L \leq 4.0\text{mm}$ $0.15\text{mm} < W \leq 0.5\text{mm}$ $N \leq 4$ allowable $L > 4.0\text{mm}$, $W > 0.5\text{mm}$ is not allowed	MI	Visual / Ruler	Zone A

7	TFT edge bulge /TFT chromatic aberration	 TFT edge bulge: $X \leq 3\text{mm}$, $Y \leq 0.3\text{mm}$ Allowed TFT chromatic aberration :Allowed	MI	Visual / Microscope	Zone A/B
8	Electrostatic point	$D \leq 0.25\text{mm}$, allow $0.25\text{mm} < D \leq 0.4\text{mm}$, $n \leq 4$ allow $D > 0.4\text{mm}$ is not allowed ($n \leq 8$ items are allowed within 5 mm in diameter)	MI	Visual /inspection card	Zone A
9	PCB damaged/ Poor welding/ Curl	PCB (Circuit area) damaged Not Allow PCB Poor welding Not Allow PCB Curl $\leq 1\%$	MA	Visual / Ruler	Zone B
10	Edge glue height/ Edge glue bubble	Edge Adhesives $H \leq \text{PS surface}$ (Including protect film) Edge adhesives overflow onto protect film $\leq 1/2$ FPL to PS Margin width Length excluding Edge adhesives seep in $\leq 1/2$ FPL Margin width Length excluding Edge adhesives bubble: bubble Width $\leq 1/2$ Margin width; Length $\leq 5.0\text{mm}$. $n \leq 5$	MI	Visual / Ruler	Zone B
11	Protect film	Surface scratch but not effect protect function, Allow	MI	Visual	Zone A/B
12	Silicon glue	Thickness $\leq \text{PS surface (With protectfilm)}$: Full cover the IC; Shape: The width on the FPC $\leq 1.0\text{mm}$ (Front) The width on the FPC $\leq 1.0\text{mm}$ (Back) smooth surface, No obvious raised.	MI	Visual/Ruler	Zone B
13	Warp degree (TFT substrate)	 $t \leq 1.5\text{mm}$	MI	Ruler	Zone B
14	Color difference in COM area (Silver point area)	Allowed	MI	Visual	Zone B
15	Corner and edge damage of FPL	Corner and edge damage $\leq 1/2$ border width 	MI	Visual / Ruler	Zone A

13. Matched Development Kit

Our Development Kit designed for SPIE-paper Display aims to help users to learn how to use E-paper Display more easily. It can refresh black-white E-paper Display, three-color (black, white and red/Yellow) E-paper Display and four-color (black, white, red and yellow) GoodDisplay 's E-paper Display. And it is also added the functions of USB serial port, FLASH chip, font chip, current detection ect.

Development Kit consists of the development board and the pinboard.
Supported development platforms include STM32, ESP32, ESP8266, Arduino UNO, etc. More details, please click to the following links:

STM32	https://www.good-display.com/product/219.html
ESP32	https://www.good-display.com/product/338.html
ESP8266	https://www.good-display.com/product/220.html
Arduino UNO	https://www.good-display.com/product/222.html

14. Handling, Safety and Environmental Requirements

WARNING
The display glass may break when it is dropped or bumped on a hard surface. Handle with care. Should the display break, do not touch the electrophoretic material. In case of contact with electrophoretic material, wash with water and soap.

CAUTION
The display module should not be exposed to harmful gases, such as acid and alkali gases, which corrode electronic components.
Disassembling the display module can cause permanent damage and invalidate the warranty agreements.

Observe general precautions that are common to handling delicate electronic components. The glass can break and front surfaces can easily be damaged. Moreover the display is sensitive to static electricity and other rough environmental conditions.


Data sheet status	
Product specification	The data sheet contains final product specifications.
Limiting values	
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
Application information	
Where application information is given, it is advisory and does not form part of the specification.	

Product Environmental certification
RoHS

15. Packaging

PACKING INSTRUCTION


P/N	Customer Code	Ref. P/N	Type	PKG Method	Marking	Surface Marks	Pull Tape
			GLASS	Blister	BACK	None	YES

Packing Materials List					9PCS/LAYER, 20 LAYER/CTN, TOTAL 180PCS/CTN.		
List	Model	Materials	Q'ty	Unit	Pull tape:		
Carton	7# 417*362*229 mm	corrugate	1	Piece			
Inner Carton	7#(INNER) 400*343 *95 mm	corrugate	2	Piece			
Blister		PET	22	Piece			
Thin foam	295.6*269.6*T1.8~2.0mm	EPE	20	Piece			
Antistatic vacuum bag	450*590*0.075		2	Piece			
Foam board		EPE	5	Piece			
PULL TAPE	16*5*T0.05		180	Piece			


Detail:

Blister box:

Note: there are 20 layers of products, divided into 2 inner boxes, and an empty blister box is placed on the top of each inner box, so the number of blister boxes is 22



QUANTITY: 9PCS



16. Precautions

- (1) Do not apply pressure to the EPD panel in order to prevent damaging it.
- (2) Do not connect or disconnect the interface connector while the EPD panel is in operation.
- (3) Do not touch IC bonding area. It may scratch TFT lead or damage IC function.
- (4) Please be mindful of moisture to avoid its penetration into the EPD panel, which may cause damage during operation.
- (5) If the EPD Panel / Module is not refreshed every 24 hours, a phenomena known as “Ghosting” or “Image Sticking” may occur. It is recommended to refreshed the ESL /EPD Tag every 24 hours in use case. It is recommended that customer ships or stores the ESL / EPD Tag with a completely white image to avoid this issue
- (6) High temperature, high humidity, sunlight or fluorescent light may degrade the EPD panel’s performance. Please do not expose the unprotected EPD panel to high temperature, high humidity, sunlight, or fluorescent for long periods of time.
- (7) For more precautions, please click on the link:
<https://www.good-display.com/news/80.html>