

E-paper Display Series


GDEY0154D67-FL01

Dalian Good Display Co., Ltd.





Product Specifications



Customer	Standard						
Description	1.54" E-PAPER DISPLAY						
Model Name	GDEY0154D67-FL01						
Date	2023/0 8 /1 5						
Revision	1.0						

Design Engineering						
Approval	Check	Design				
宝刘印王	之温印馨	之刘昭				

Zhongnan Building, No.18, Zhonghua West ST, Ganjingzi DST, Dalian, CHINA

Tel: +86-411-84619565

Email: info@good-display.com

Website: www.good-display.com



REVISION HISTORY

Rev	Date	Item	Page	Remark
1.0	15.08 .2023	New Creation	ALL	



CONTENTS

1.	Over View	6
2.	Features	6
3.	Mechanical Specification	6
4.	Mechanical Drawing of EPD Module	7
5.	Input/output Pin Assignment	8
6.	Command Table	10
7.	Electrical Characteristics	
	7.1 Absolute maximum rating	22
	7.2 Panel DC Characteristics	22
	7.3 Panel AC Characteristics	23
	7.3.1.1 MCU Interface selection	23
	7.3.1.2 MCU Serial Interface (4-wire SPI)	23
	7.3.1.3 MCU Serial Interface (3-wire SPI)	25
	7.3.2 Serial Peripheral Interface	26
8.	Operation Flow and Code Sequenc	28
	8.1 General operation flow to drive display panel	28
9.	Optical Specifications	29
	9.1. Specifications	29
10.	Handling, Safety and Environment Requirements	29

11.	Reliability test	30
12.	Block Diagram	32
13.	Reference Circuit	33
	Matched Development Kit	
	Point and line standard	
	Packaging	
17.	Precautions	37

1. Over View

GDEY0154D67-FL01 is a TFT active matrix electrophoretic display, with front light panel. The 1.54" active area contains 200×200 pixels, and has 1-bit black/white full display capabilities. An integrated circuit contains gate buffer, source buffer, interface, timing control logic, oscillator, DC-DC, SRAM, LUT, VCOM and border are supplied with each panel.


2.Features

- High contrast
- High reflectance
- Ultra wide viewing angle
- Ultra low power consumption
- Pure reflective mode
- Bi-stable
- Commercial temperature range
- Landscape, portrait mode
- Antiglare hard-coated front-surface
- Low current sleep mode
- On chip display RAM
- Serial peripheral interface available
- On-chip oscillator
- On-chip booster and regulator control for generating VCOM, Gate and source driving voltage
- I2C Signal Master Interface to read external temperature sensor
- Available in COG package IC thickness 300um
- Front light panel, 3 LEDs in parallel 2.8-3v

3.Mechanical Specifications

Parameter	Specifications	Unit	Remark
Screen Size	1.54	Inch	
Display Resolution	200(H)×200(V)	Pixel	Dpi:184
Active Area	27.0(H)×27.0(V)	mm	
Pixel Pitch	0.14×0.14	mm	
Pixel Configuration	Square		
Outline Dimension	31.80(H)×37.32(V) ×1.775(D)	mm	
Weight	ТВD	g	

4. Mechanical Drawing of EPD module



5. Input /Output Pin Assignment

No.	Name	I/O	Description	Remark					
1	NC		Do not connect with other NC pins	Keep Open					
2	GDR	0	N-Channel MOSFET Gate Drive Control						
3	RESE	Ι	Current Sense Input for the Control Loop						
4	NC	NC	Do not connect with other NC pins	Keep Open					
5	VSH2	С	Positive Source driving voltage(Red)						
6	TSCL	0	I ² C Interface to digital temperature sensor Clock pin						
7	TSDA	I/O	I ² C Interface to digital temperature sensor Data pin						
8	BS1	Ι	Bus Interface selection pin	Note 5-5					
9	BUSY	0	Busy state output pin	Note 5-4					
10	RES#	Ι	Reset signal input. Active Low.	Note 5-3					
11	D/C#	Ι	Data /Command control pin	Note 5-2					
12	CS#	Ι	Chip select input pin	Note 5-1					
13	SCL	Ι	Serial Clock pin (SPI)						
14	SDA	Ι	Serial Data pin (SPI)						
15	VDDIO	Р	Power Supply for interface logic pins It should be connected with VCI						
16	VCI	Р	Power Supply for the chip						
17	VSS	Р	Ground						
18	VDD	С	Core logic power pin VDD can be regulated internally from VCI. A capacitor should be connected between VDD and VSS						
19	VPP	Р	FOR TEST						
20	VSH1	С	Positive Source driving voltage						
21	VGH	С	Power Supply pin for Positive Gate driving voltage and VSH1						
22	VSL	С	Negative Source driving voltage						
23	VGL	С	Power Supply pin for Negative Gate driving voltage VCOM and VSL						
24	VCOM	С	VCOM driving voltage						

Note 5-1: This pin (CS#) is the chip select input connecting to the MCU. The chip is enabled for MCU communication only when CS# is pulled Low.

Note 5-2: This pin (D/C#) is Data/Command control pin connecting to the MCU. When the pin

is pulled High, the data will be interpreted as data. When the pin is pulled Low, the data will be interpreted as command.

Note 5-3: This pin (RES#) is reset signal input. The Reset is active low.

Note 5-4: This pin (BUSY) is Busy state output pin. When Busy is Low, the operation of chip should not be interrupted and any commands should not be issued to the module. The driver IC will put Busy pin

Low when the driver IC is working such as:

Outputting display waveform; or

Communicating with digital temperature sensor

Note 5-5: This pin (BS1) is for 3-line SPI or 4-line SPI selection. When it is "Low", 4-line SPI is selected. When it is "High", 3-line SPI (9 bits SPI) is selected. Please refer to below Table.

BS1 State	MCU Interface
L	4-lines serial peripheral interface(SPI) - 8 bits SPI
Н	3- lines serial peripheral interface(SPI) - 9 bits SPI

6. Command Table

/ W #	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Descripti	on			
0	0	01	0	0	0	0	0	0	0	1	Driver Output control	Gate setti				
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		A[8:0]= C	7h [POR]			
0	1		0	0	0	0	0	0	0	A ₈		MUX Gate	e lines se	tting as (A	[8:0] + 1).	
0	1		0	0	0	0	0	B ₂	B ₁	B ₀		P[2:0] - 0				
0	'		U			0						B[2:0] = 0 Gate scar			direction	
											C	output see GD=1, G1 is the output see B[1]: SM Change s SM=0 [PC G0, G1, G interlaced SM=1, G0, G2, G B[0]: TB TB = 0 [P	OR], 1st gate of quence is canning of OR], S2, G31) S4G19 OR], scar	output cha G0,G1, G output cha G1, G0, G order of ga 99 (left ar	nnel, gate 53, G2, te driver. nd right gat 5,G199 to G199	
0	0	03	0 0	0	0 0	0 A4	0 A3	0 A2	1 A1	1 A ₀	Gate Driving voltage Control	Set Gate driving voltage A[4:0] = 00h [POR] VGH setting from 10V to 20V				
													ng from 1 VGH		VGH	
												A[4:0] 00h	20	A[4:0] 0Dh	15	
												00h	10	0Eh	15.5	
												00h	10.5	0Fh	10.0	
												05h	11	10h	16.5	
												06h	11.5	11h	17	
										1		07h	12	12h	17.5	
												08h	12.5	13h	18	
												07h	12	14h	18.5	
												08h	12.5	15h	19	
												09h	13	16h	19.5	
												0Ah	13.5	17h	20	
												0Bh	14	Other	NA	
												0Ch	14.5			
												<u> </u>				
										1						

		d Tal		P.C		D.	P.C.			P.C.	0			Description
	D/C#		D7	D6	D5	D4	D3	D2	D1	DO	Comn			Description
0	0	04	0	0	0	0	0	1	0	0		e Driving	voltage	Set Source driving voltage A[7:0] = 41h [POR], VSH1 at 15V
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	Contro			B[7:0] = A8h [POR], VSH1 at 15V B[7:0] = A8h [POR], VSH2 at 5V.
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀				C[7:0] = 32h [POR], VSL at -15V
0	1		C ₇	C_6	C ₅	C ₄	C ₃	C ₂	C1	C ₀				Remark: VSH1>=VSH2
A[7	j/B[7]	= 1,							7]/B[7					C[7] = 0,
	H1/VS	SH2 \	/oltag	je se	tting	from	2.4V			/SH2	voltag	e setting	from 9V	VSL setting from -5V to -17V
	8.8V	Lucu	1/VSH2		17.01				17V			4 (2)(7-0)		
	/B[7:0] 8Eh		1/VSH2 2.4		8[7:0] .Fh		/VSH2 .7		A/B[7:0] 23h	vs	H1/VSH2 9	A/B[7:0] 3Ch	VSH1/VSH 14	2 C[7:0] VSL 0Ah -5
	8Fh	-	2.5		i0h	-	.8		24h		9.2	3Dh	14.2	0Ch -5.5
	90h 91h		2.6		1h 2h		.9 6		25h 26h	_	9.4 9.6	3Eh 3Fh	14.4 14.6	0Eh -6
	92h	-	2.8		3h		.1		2011 27h	-	9.8	40h	14.0	10h -6.5
	93h	_	2.9		i4h		.2		28h		10	41h	15	12h -7
	94h 95h		3 3.1	+	5h 6h		.3 .4		29h 2Ah	_	10.2	42h 43h	15.2 15.4	14h -7.5 16h -8
	95h 96h		3.2		ion i7h		.4 .5		2An 2Bh	+	10.4 10.6	43n 44h	15.4	18h -8.5
	97h	:	3.3		8h	6	.6		2Ch		10.8	45h	15.8	1Ah -9
	98h 99h	-	3.4 3.5		9h Ah		.7 .8		2Dh 2Eh		11 11.2	46h 47h	16 16.2	1Ch -9.5
	99h 9Ah		3.6		Bh		.0		2En 2Fh		11.2	47h 48h	16.2	1Eh -10
	9Bh	-	3.7		Ch		7		30h		11.6	49h	16.6	20h -10.5 22h -11
	9Ch 9Dh	-	3.8 3.9		Dh Eh		.1 .2		31h 32h	_	11.8 12	4Ah 4Bh	16.8 17	24h -11.5
_	9Eh	-	4		Fh		.3		33h	+	12.2	Other	NA	26h -12
	9Fh	-	4.1		Oh		.4		34h		12.4			28h -12.5
	A0h A1h	-	4.2 4.3		:1h :2h	-	.5 .6		35h 36h	_	12.6 12.8			2Ah -13
_	A2h	-	4.4		3h		.7		37h	+	13			2Ch -13.5 2Eh -14
	A3h		4.5		4h		.8		38h		13.2			30h -14.5
	A4h A5h		4.6 4.7		:5h :6h		.9 8		39h 3Ah	+	13.4 13.6			32h -15
	A6h	-	4.8	-	7h	-	.1		3Bh		13.8			34h -15.5
_	A7h	-	4.9	-	8h	-	.2	3		$\boldsymbol{<}$				36h -16
_	A8h A9h	-	5 5.1		9h Ah		.3							38h -16.5 3Ah -17
	AAh		5.2		Bh		.5							Other NA
	ABh	-	5.3	-	Ch		.6							
	ACh ADh	-	5.4 5.5	-	Dh Eh		.7 .8							
	AEh	1	5.6	0	ther	N	IA							
0	0	08	0	0	0	0	1	0	0	0		Code Set	ting	Program Initial Code Setting
											OTP F	Program		
														The command required CLKEN=1. Refer to Register 0x22 for detail.
														BUSY pad will output high during
														operation.
0	0	09	0	0	0	0	1	0	0	1		Register f	or Initial	
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	Code	Setting		Selection
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	Bo	1			A[7:0] ~ D[7:0]: Reserved
0	1		C7	C ₆	C ₅	C ₄	C ₃	C ₂	C1					Details refer to Application Notes of Initia Code Setting
0	1		D ₇	D ₆	D5	D4	D ₃	D ₂	D1	D ₀				
0			57	06	05	04	03	02		00				
0	0	04	0	0	0	0	1	0	1	0	Dood	Dogister	or Initial	Pood Pogistor for Initial Code Patting
U		0A	U	U	U	0		U	1.	0		Register 1 Setting	or mual	Read Register for Initial Code Setting

🕒 GooDisplay

	man D/C#			De	Df	D4	D2	00	D4	0	Command	Descriptio	20
		100000000000000000000000000000000000000	D7	D6	D5	D4	D3	D2		DO		Description	on ble with Phase 1, Phase 2 and Phase 3
0	0	0C	0	0	0	0	1	1	0	0	Booster Soft start Control		current and duration setting.
0	1		1	A ₆	A ₅	A ₄	A ₃	A ₂		A	<u>'</u>	A[7:0] -> So	ft start setting for Phase1
0	1		1	B ₆	B ₅	B ₄	B ₃	B ₂	_	Bo	-		8Bh [POR]
0	1		1	C ₆	C 5	C ₄	C ₃	C ₂	-	-	_	B[7:0] -> Sot	ft start setting for Phase2 9Ch [POR]
0	1		0	0	D ₅	D ₄	D ₃	D ₂	D1	Do	i	C[7:0] -> So	ft start setting for Phase3
													96h [POR] ration setting
													0Fh [POR]
												Bit Des	scription of each byte: / B[6:0] / C[6:0]:
												Bit[6:4	Driving Strength
												000	Selection
													1(Weakest)
												001	2
												010	3 4
												100	5
												100	6
												110	7
												110	8(Strongest)
													o(outoingest)
												Bit[3:0] Min Off Time Setting of GDR [Time unit]
												0000	NA
												0011	
												0100	2.6
												0101	3.2
												0110	3.9
												0111	4.6
												1000	5.4
												1001	6.3
												1010	7.3
												1011	8.4
												1100	9.8
												1101	11.5
												1110	13.8
										1		1111	16.5
												D[5:4 D[3:2 D[1:0	duration setting of phase]: duration setting of phase 3]: duration setting of phase 2]: duration setting of phase 1
												Bit[1:0] [Approximation]
												00	10ms
												01	20ms
												10	30ms
												11	40ms
0	0	10	0	0	0	1	0	0	0	0	Deep Sleep mode	Deep Slee	p mode Control:
0	1		0	0	0	0	0	0	100	A ₀	.L ab	A[1:0] :	Description
-			-	~	-		~	- I				00	Normal Mode [POR]
												01	Enter Deep Sleep Mode 1
												11	Enter Deep Sleep Mode 2
												•	
													command initiated, the chip will o Sleep Mode, BUSY pad will
												keep outpu	
												Remark:	
													ep Sleep mode, User required
												to sena HV	VRESET to the driver

Com	man	d Ta	ble									
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	14	0	0	0	1	0	1	0	0	HV Ready Detection	HV ready detection A[7:0] = 00h [POR] The command required CLKEN=1 and ANALOGEN=1. Refer to Register 0x22 for detail. After this command initiated, HV Ready detection starts. BUSY pad will output high during detection. The detection result can be read from the Status Bit Read (Command 0x2F).
0	1		0	A ₆	A5	A4	0	A ₂	A ₁	Ao		A[6:4]=n for cool down duration: 10ms x (n+1) A[2:0]=m for number of Cool Down Loop to detect. The max HV ready duration is 10ms x (n+1) x (m) HV ready detection will be trigger after each cool down time. The detection will be completed when HV is ready. For 1 shot HV ready detection, A[7:0] can be set as 00h.
0	0	15	0	0	0	1	0	1	0	1	VCI Detection	VCI Detection
0	1		0	0	0	0	0	A ₂	Aı	Ao		A[2:0] = 100 [POR] , Detect level at 2.3V A[2:0] : VCI level Detect A[2:0] : VCI level Detect $A[2:0] VCI level 011 2.2V$ $100 2.3V$ $101 2.4V$ $110 2.5V$ $111 2.6V$ $Other NA$ The command required CLKEN=1 and ANALOGEN=1 Refer to Register 0x22 for detail. After this command initiated, VCI detection starts. BUSY pad will output high during detection. The detection result can be read from the Status Bit Read (Command 0x2F).
												Status Bit Read (Command 0x2F).
0	0	18	0 A7	0 A6	0 A5	1 A4	1 A3	0 A2	0 A1	0 A ₀	Temperature Sensor Control	Temperature Sensor Selection A[7:0] = 48h [POR], external temperatrure sensor A[7:0] = 80h Internal temperature sensor
0	0	1A	0	0	0	1	4	0	1	0	Temperature Sensor	Write to temperature register
0	1	IA	0 A ₁₁	0 A ₁₀	A ₉	1 A ₈	1 A7	A ₆	1 A5	A ₄	Control (Write to	Write to temperature register. A[11:0] = 7FFh [POR]
0	1		A11 A3	A10	A ₁	A ₀	0	0	0	0	temperature register)	
0	0	1B	0	0	0	1	1	0	1	1	Temperature Sensor	Read from temperature register.
1	1		A ₁₁	A ₁₀	A ₉	A ₈	A ₇	A ₆	A 5	A ₄	Control (Read from	
1	1		A ₃	A ₂	A ₁	A ₀	0	0	0	0	temperature register)	
0	0	12	0	0	0	1	0	0	1	0	SW RESET	It resets the commands and parameters to their S/W Reset default values except R10h-Deep Sleep Mode During operation, BUSY pad will output high. Note: RAM are unaffected by this command.

GDEY0154D67-FL01

🗗 GooDisplay	
--------------	--

Com	man	d Ta	ble									
	D/C#			D6	D5	D4	D3	D2	D1	D0	Command	Description
			_									
0	0	1C	0	0	0	1	1	1	0	0	Temperature Sensor Control (Write Command	Write Command to External temperature sensor.
0	1		A ₇ B ₇	A ₆ B ₆	A ₅ B ₅	A ₄ B ₄	A₃ B₃	A ₂ B ₂	A ₁ B ₁	A ₀ B ₀	to External temperature	A[7:0] = 00h [POR],
0	1		C7					C ₂			sensor)	B[7:0] = 00h [POR], C[7:0] = 00h [POR],
	· ·			00				02				
												A[7:6] A[7:6] Select no of byte to be sent
												00 Address + pointer
												01 Address + pointer + 1st parameter 10 Address + pointer + 1st parameter +
												10 2nd pointer 11 Address
												A[5:0] – Pointer Setting
												B[7:0] – 1 st parameter C[7:0] – 2 nd parameter
												The command required CLKEN=1.
												Refer to Register 0x22 for detail.
												After this command initiated, Write
												Command to external temperature sensor
												starts. BUSY pad will output high during operation.
0	0	20	0	0	1	0	0	0	0	0	Master Activation	Activate Display Update Sequence
												The Display Update Sequence Option is
												located at R22h.
												BUSY pad will output high during
												operation. User should not interrupt this operation to avoid corruption of panel
												images.
<u>.</u>												
0	0	21	0	0	1	0	0	0	0	1	Display Update Control	RAM content option for Display Update
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	1	A[7:0] = 00h [POR]
												B[7:0] = 00h [POR]
												A[7:4] Red RAM option
												0000 Normal 0100 Bypass RAM content as 0
												1000 Inverse RAM content
												A[3:0] BW RAM option
												0000 Normal
												0100 Bypass RAM content as 0
												1000 Inverse RAM content
0	0	11	0	0	0	1	0	0	0	1	Data Entry mode setting	Define data entry sequence
0	1		0	0	0	0	0	A ₂	A ₁	Ao		A[2:0] = 011 [POR]
												A [1:0] = ID[1:0]
												Address automatic increment / decrement setting
												The setting of incrementing or
												decrementing of the address counter can be made independently in each upper and
												lower bit of the address.
												00 –Y decrement, X decrement,
												01 –Y decrement, X increment, 10 –Y increment, X decrement,
												11 –Y increment, X increment [POR]
												A[2] = AM
												Set the direction in which the address
												counter is updated automatically after data are written to the RAM.
												AM= 0, the address counter is updated in
												the X direction. [POR]
												AM = 1, the address counter is updated in the Y direction.

Com	man	d Ta	ble										
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description	
0	0	22	0	0	1	0	0	0	1	0	Display Update	Display Update Sequence Opti	
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	Control 2	Enable the stage for Master Ac A[7:0]= FFh (POR)	
												Operating sequence	Parameter (in Hex)
												Enable clock signal	80
												Disable clock signal	01
												Enable clock signal ➔ Enable Analog	C0
												Disable Analog → Disable clock signal	03
												Enable clock signal	
												 → Load LUT with DISPLAY Mode 1 → Disable clock signal 	91
												Enable clock signal → Load LUT with DISPLAY Mode 2 → Disable clock signal	99
												Enable clock signal → Load temperature value → Load LUT with DISPLAY Mode 1 → Disable clock signal	B1
												Enable clock signal → Load temperature value → Load LUT with DISPLAY Mode 2 → Disable clock signal	В9
											C	Enable clock signal → Enable Analog → Display with DISPLAY Mode 1 → Disable Analog → Disable OSC	C7
												Enable clock signal → Enable Analog → Display with DISPLAY Mode 2 → Disable Analog →Disable OSC	CF
												Enable clock signal →Enable Analog → Load temperature value → DISPLAY with DISPLAY Mode 1 → Disable Analog → Disable OSC	F7
												Enable clock signal →Enable Analog → Load temperature value → DISPLAY with DISPLAY Mode 2 → Disable Analog → Disable OSC	FF
0	0	24	0	0	1	0	0	1	0	0	Write RAM (Black White) / RAM 0x24	After this command, data entrie written into the BW RAM until a command is written. Address p advance accordingly	nother
												For Write pixel: Content of Write RAM(BW) = For Black pixel: Content of Write RAM(BW) =	



Com	man	d Ta	ble									
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	26	0	0	1	0	0	1	1	0	Write RAM (RED) / RAM 0x26	After this command, data entries will be written into the RED RAM until another command is written. Address pointers will advance accordingly.
												For Red pixel: Content of Write RAM(RED) = 1 For non-Red pixel [Black or White]: Content of Write RAM(RED) = 0
0	0	27	0	0	1	0	0	1	1	1	Read RAM	After this command, data read on the MCU bus will fetch data from RAM. According to parameter of Register 41h to select reading RAM0x24/ RAM0x26, until another command is written. Address pointers will advance accordingly.
												The 1 st byte of data read is dummy data.
0	0	28	0	0	1	0	1	0	0	0	VCOM Sense	Enter VCOM sensing conditions and hold for duration defined in 29h before reading VCOM value. The sensed VCOM voltage is stored in register The command required CLKEN=1 and ANALOGEN=1 Refer to Register 0x22 for detail.
												BUSY pad will output high during operation.
•			•	•		-			•			
0	0	29	0	0 1	1 0	0	1 A3	0 A2	0 A1	1 A ₀	VCOM Sense Duration	Stabling time between entering VCOM sensing mode and reading acquired.
												A[3:0] = 9h, duration = 10s. VCOM sense duration = (A[3:0]+1) sec
0	0	2A	0	0	1	0	1	0	1	0	Program VCOM OTP	Program VCOM register into OTP
												The command required CLKEN=1. Refer to Register 0x22 for detail.
												BUSY pad will output high during operation.
0	0	2B	0	0	1	0	1	0	1	1	Write Register for VCOM	This command is used to reduce glitch
0	1		0	0	0	0	0	1	0	0	Control	when ACVCOM toggle. Two data bytes
0	1		0	1	1	0	0	0	1	1		D04h and D63h should be set for this command.



		d Ta													
./W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Descrip	tion		
0	0	2C	0	0	1	0	1	1	0	0	Write VCOM register	Write VC	COM regist	er from N	ICU interface
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		A[7:0] =	00h [POR]		
												A[7:0]	VCOM	A[7:0]	VCOM
												08h	-0.2	44h	-1.7
												0Ch	-0.3	48h	-1.8
												10h	-0.4	4Ch	-1.9
												14h	-0.5	50h	-2
												18h	-0.6	54h	-2.1
												1Ch	-0.7	58h	-2.2
												20h	-0.8	5Ch	-2.3
												24h	-0.9	60h	-2.4
												28h	-1	64h	-2.5
												2Ch	-1.1	68h	-2.6
												30h	-1.2	6Ch	-2.7
												34h	-1.3	70h	-2.8
												38h	-1.4	74h	-2.9
												3Ch	-1.5	78h	-3
												40h	-1.6	Other	NA
0	0	2D	0	0	1	0	1	1	0	1	OTP Register Read for	Read R	legister for	Display (Option:
1	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	Display Option	A[7:0]	VCOM ОТ	D Solocti	on
1	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀			and 0x37,		on
1	1		C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀			and onor,	2,10,10	
1	1		D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	Do			VCOM Re		
1	1		E7	E ₆	E ₅	E4	Eз	E ₂	E1	Eo		(Comm	and 0x2C)		
1	1		F ₇	F ₆	F ₅	F ₄	F ₃	F ₂	F ₁	Fo		017:01-	G[7:0]: Dis		
1	1		G ₇	G ₆	G ₅	G ₄	G ₃	G ₂	G ₁	Go			and 0x37,		
1	1	-	H ₇	H ₆	H ₅	H ₄	H ₃	H ₂	H ₁	H₀		[5 bytes		Dyte D te	, byter)
1	1										-	. ,			
- 21			17	6	15	4	13	12	11	lo			K[7:0]: Wa		
1	1		J ₇	J ₆	J ₅	J ₄	J ₃	J ₂	J ₁	Jo			and 0x37,	Byte G to	o Byte J)
1	1		K ₇	K ₆	K5	K ₄	Kз	K ₂	K1	Ko		[4 bytes	Sj		
0	0	2E	0	0	1	0	1	1	1	0	User ID Read	Read 10) Byte Use	D store	ed in OTP:
1	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		A[7:0]]~.	J[7:0]: Use		Byte A and
1	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	Bo	4	Byte J)	[10 bytes]		
			-	-		-			-	-					
1	1														
1	1		D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	-				
1	1		E ₇	E ₆	E ₅	E ₄	E ₃	E ₂	E ₁	E ₀					
1	1		F ₇	F ₆	F ₅	F ₄	F ₃	F ₂	F ₁	F ₀					
1	1		G7	G ₆	G ₅	G ₄	G ₃	G ₂	G ₁	G ₀					
1	1		H ₇	H ₆	H ₅	H ₄	H ₃	H ₂	H ₁	Ho					
1	1		17	6	15	4	13	12	I1	lo	1				
			-		J ₅	J4	J ₃	J ₂	J ₁	Jo	1				

Com	man	d Ta	ble									
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	2F	0	0	1	0	1	1	1	1	Status Bit Read	Read IC status Bit [POR 0x01]
1	1		0	0	A ₅	A ₄	0	0	A ₁	A ₀		A[5]: HV Ready Detection flag [POR=0]
												0: Ready 1: Not Ready
												A[4]: VCI Detection flag [POR=0]
												0: Normal
												1: VCI lower than the Detect level
												A[3]: [POR=0] A[2]: Busy flag [POR=0]
												0: Normal
												A[1:0]: Chip ID [POR=01]
												Remark:
												A[5] and A[4] status are not valid after
												RESET, they need to be initiated by command 0x14 and command 0x15
												respectively.
										1		
0	0	30	0	0	1	1	0	0	0	0	Program WS OTP	Program OTP of Waveform Setting
												The contents should be written into RAM
												before sending this command.
												The command required CLKEN=1.
												Refer to Register 0x22 for detail.
												BUSY pad will output high during
												operation.
0	0	31	0	0	1	1	0	0	0	1	Load WS OTP	Load OTP of Waveform Setting
												The command required CLKEN=1.
												Refer to Register 0x22 for detail.
												BUSY pad will output high during operation.
											· ·	
0	0	32	0	0	1	1	0	0	1	0	Write LUT register	Write LUT register from MCU interface
0	1	52	0 A7	A ₆	A ₅	A ₄	A ₃	0 A2	A1	A ₀		[153 bytes], which contains the content of
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	Bo	-	VS[nX-LUTm], TP[nX], RP[n], SR[nXY],
0	1		:		:		:			:		and FR[n] Refer to Session 6.7 WAVEFORM
0	1		•	·		•	· ·	·	•	· ·	-	SETTING
0	1		•		•				•			
6	6		-						6			
0	0	34	0	0	1	1	0	1	0	0	CRC calculation	CRC calculation command For details, please refer to SSD1681
												application note.
												BUSY pad will output high during
	-		-									operation.
0	0	35	0	0	1	1	0	1	0	1	CRC Status Read	CRC Status Read
1	1		A ₁₅		A ₁₃		-	A ₁₀	A ₉	A8		A[15:0] is the CRC read out value
			A7	A ₆	A ₅	A4	A3	A2	A1	A	-	
											1	

-		d Ta		P								
_		Hex		D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	36	0	0	1	1	0	1	1	0	Program OTP selection	Program OTP Selection according to the OTP Selection Control [R37h and R38h]
												The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during
												operation.
0	0	37	0	0	1	1	0	1	1	1		Write Register for Display Option
0	1		A ₇	0	0	0	0	0	0	0	Option	A[7] Spare VCOM OTP selection 0: Default [POR]
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀	_	1: Spare
0	1		C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀	_	
0	1		D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	Do	-	B[7:0] Display Mode for WS[7:0] C[7:0] Display Mode for WS[15:8]
0	1		E ₇	E ₆	E ₅	E4	E ₃	E ₂	E1	E ₀	_	D[7:0] Display Mode for WS[13:0]
0	1		0	F ₆	0	0	F ₃	F ₂	F ₁	Fo	-	E[7:0] Display Mode for WS[31:24]
0	1		G7	G ₆	G ₅	G4	G ₃	G ₂	G1	G ₀	_	F[3:0 Display Mode for WS[35:32] 0: Display Mode 1
0	1		H ₇	H ₆	H₅	H ₄	H ₃	H ₂	H ₁	Ho	_	1: Display Mode 2
0	1		17	6	5	4	13	2	1	lo	-	
0	1		J7	J ₆	J ₅	J4	J ₃	J ₂	J ₁	Jo		F[6]: PingPong for Display Mode 2 0: RAM Ping-Pong disable [POR] 1: RAM Ping-Pong enable
												G[7:0]~J[7:0] module ID /waveform version.
												Remarks:
												1) A[7:0]~J[7:0] can be stored in OTP
												 RAM Ping-Pong function is not support for Display Mode 1
0	0	38	0	0	1	1	1	0	0	0	Write Pegister for Liser ID	Write Register for User ID
0	1	50	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	While Register for User ID	A[7:0]]~J[7:0]: UserID [10 bytes]
0	1	-	B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	Bo	-	
0	1		C7		C ₅	C ₄	C ₃	C ₂			-	Remarks: A[7:0]~J[7:0] can be stored in OTP
0	1	-	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	-	
0	1		E ₇	E ₆	E ₅	E4	E ₃	E ₂	E ₁	Eo	-	
0	1		F ₇	F ₆	F ₅	F ₄	Fз	F ₂	F ₁	Fo	-	
0	1		G ₇	G ₆	G ₅	G ₄	G ₃	G ₂	G ₁	G ₀		
0	1		H ₇	H ₆	H5	H ₄	H ₃	H ₂	H ₁	H₀		
0	1		I7	I 6	I 5	4	l ₃	 2	l ₁	lo	1	
0	1		J ₇	J ₆	J ₅	J ₄	J ₃	J ₂	J_1	Jo	1	
0	0	39	0	0	1	1	1	0	0	1	OTP program mode	OTP program mode
0	1		0	0	0	0	0	0	A ₁	A ₀		A[1:0] = 00: Normal Mode [POR] A[1:0] = 11: Internal generated OTP programming voltage
												Remark: User is required to EXACTLY follow the reference code sequences

🗗 GooDisplay

Com	man	d Ta	pie										
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Descriptio	n
0	0	3C	0	0	1	1	1	1	0	0	Border Waveform Control	-	
0	1		A ₇	A ₆	A ₅	A ₄	0	A ₂	A ₁	A ₀			h [POR], set VBD as HIZ.
~	60		14	10	15	14	•	112		10		A [7:6] :Se	elect VBD option
												A[7:6]	Select VBD as
												00	GS Transition,
													Defined in A[2] and
													A[1:0]
												01	Fix Level,
													Defined in A[5:4]
												10	VCOM
												11[POR]	HiZ
												A [5:4] Eiv	Level Setting for VBD
												A[5:4]	VBD level
												00	VSS
												01	VSB VSH1
												10	VSL
												11	VSH2
												<u> </u>	
												A[2] GS Tr	ansition control
													GS Transition control
												0	Follow LUT
													(Output VCOM @ RED)
												1	Follow LUT
													Transition setting for VBD
												A[1:0]	VBD Transition
												00	LUTO
												01	LUT1
												10	LUT2
												11	LUT3
0	0	25	0	0	4	4	4	4	4		End Ontion (FODT)	Ontion for	
0	0	3F	0	0	1	1	1	1	1	1	End Option (EOPT)	Option for	
0	4		Δ.	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		A[7:0]= 021 22h No	rmal.
	1		A ₇	10									
	1		A ₇									07h So	
	1		A ₇										urce output level keep
	1		A ₇										urce output level keep
0		41					0	0	0	1	Pood PAM Option	pre	urce output level keep vious output before power off
0	0	41	0	1	0	0	0	0	0	1	Read RAM Option	Read RAM	urce output level keep vious output before power off
000		41			0	0	0	0	0	1 Ao	Read RAM Option	Read RAM	urce output level keep vious output before power off Option DR]
	0	41	0	1		_			1993		Read RAM Option	Read RAM A[0]= 0 [P0 0 : Read R	urce output level keep vious output before power off Option DR] AM corresponding to RAM0x2
	0	41	0	1		_			1993		Read RAM Option	Read RAM A[0]= 0 [P0 0 : Read R	urce output level keep evious output before power off Option DR] AM corresponding to RAM0x2
1000	0	41	0	1		_			1993		Read RAM Option	Read RAM A[0]= 0 [P0 0 : Read R	urce output level keep evious output before power off Option DR] AM corresponding to RAM0x2
1000	0	41	0	1		_			1993		Read RAM Option	Read RAM A[0]= 0 [PC 0 : Read R 1 : Read R	urce output level keep vious output before power off Option DR] AM corresponding to RAM0x2 AM corresponding to RAM0x2
0	0 1 0		0 0 0	1 0	0	0	0	0	0	A ₀		Read RAM A[0]= 0 [PC 0 : Read R 1 : Read R Specify the window ad	urce output level keep evious output before power off I Option DR] AM corresponding to RAM0x: AM corresponding to RAM0x: e start/end positions of the dress in the X direction by an
0 0 0	0 1 0 1 0 1		0 0 0 0 0 0	1 0 1 0	0 0 A5	0 0 A4	0 0 A3	0 1 A ₂	0 0 A ₁	A ₀ 0 A ₀	Set RAM X - address	Read RAM A[0]= 0 [PC 0 : Read R 1 : Read R Specify the window ad	urce output level keep evious output before power off I Option DR] AM corresponding to RAM0x2 AM corresponding to RAM0x2 e start/end positions of the
0	0 1 0		0 0 0	1 0	0	0	0	0	0	A ₀	Set RAM X - address	Read RAM A[0]= 0 [PC 0 : Read R 1 : Read R Specify the window ad address ur	urce output level keep evious output before power off I Option DR] AM corresponding to RAM0x2 AM corresponding to RAM0x2 e start/end positions of the dress in the X direction by an hit for RAM
0 0 0	0 1 0 1 0 1		0 0 0 0 0 0	1 0 1 0	0 0 A5	0 0 A4	0 0 A3	0 1 A ₂	0 0 A ₁	A ₀ 0 A ₀	Set RAM X - address	Read RAM A[0]= 0 [PC 0 : Read R 1 : Read R Specify the window ad address ur A[5:0]: XSA	urce output level keep evious output before power off Option DR] AM corresponding to RAM0x: AM corresponding to RAM0x: e start/end positions of the dress in the X direction by an hit for RAM A[5:0], XStart, POR = 00h
0 0 0	0 1 0 1 0 1		0 0 0 0 0 0	1 0 1 0	0 0 A5	0 0 A4	0 0 A3	0 1 A ₂	0 0 A ₁	A ₀ 0 A ₀	Set RAM X - address	Read RAM A[0]= 0 [PC 0 : Read R 1 : Read R Specify the window ad address ur A[5:0]: XSA	urce output level keep evious output before power off I Option DR] AM corresponding to RAM0x AM corresponding to RAM0x at corresponding to RAM0x e start/end positions of the dress in the X direction by an it for RAM
0 0 0 0	0 1 0 1 1 1	44	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 0 1 0	0 0 A5 B5	0 0 A4 B4	0 0 A ₃ B ₃	0 1 A ₂ B ₂	0 0 A1 B1	A ₀ 0 A ₀ B ₀	Set RAM X - address Start / End position	Read RAM A[0]= 0 [PC 0 : Read R 1 : Read R Specify the window ad address ur A[5:0]: XSA B[5:0]: XSA	urce output level keep vious output before power off I Option OR] AM corresponding to RAM0x2 AM corresponding to RAM0x2 e start/end positions of the dress in the X direction by an it for RAM A[5:0], XStart, POR = 00h A[5:0], XEnd, POR = 15h
0 0 0	0 1 0 1 0 1		0 0 0 0 0 0	1 0 1 0	0 0 A5	0 0 A4	0 0 A3	0 1 A ₂	0 0 A ₁	A ₀ 0 A ₀	Set RAM X - address Start / End position Set Ram Y- address	Read RAM A[0]= 0 [PC 0 : Read R 1 : Read R Specify the window ad address ur A[5:0]: XS/ B[5:0]: XE/ Specify the	urce output level keep evious output before power off I Option DR] AM corresponding to RAM0x: AM corresponding to RAM0x: e start/end positions of the dress in the X direction by an it for RAM A[5:0], XStart, POR = 00h A[5:0], XEnd, POR = 15h e start/end positions of the
0 0 0 0 0 0 0 0 0	0 1 0 1 1 1	44	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 0 1 0	0 0 A5 B5	0 0 A4 B4	0 0 A ₃ B ₃	0 1 A ₂ B ₂	0 0 A1 B1	A ₀ 0 A ₀ B ₀	Set RAM X - address Start / End position	Read RAM A[0]= 0 [PC 0 : Read R 1 : Read R Specify the window ad address ur A[5:0]: XS/ B[5:0]: XE/ Specify the window ad	urce output level keep evious output before power off I Option DR] AM corresponding to RAM0x2 AM corresponding to RAM0x2 AM corresponding to RAM0x2 e start/end positions of the dress in the X direction by an hit for RAM A[5:0], XStart, POR = 00h A[5:0], XEnd, POR = 15h e start/end positions of the dress in the Y direction by an
0 0 0 0	0 1 1 1 1 0	44	0 0 0 0 0	1 0 0 1	0 0 A ₅ B ₅ 0	0 0 A4 B4	0 0 A ₃ B ₃	0 1 A ₂ B ₂ 1	0 0 A1 B1	A ₀ 0 A ₀ B ₀	Set RAM X - address Start / End position Set Ram Y- address	Read RAM A[0]= 0 [PC 0 : Read R 1 : Read R Specify the window ad address ur A[5:0]: XS/ B[5:0]: XE/ Specify the	urce output level keep evious output before power off I Option DR] AM corresponding to RAM0x2 AM corresponding to RAM0x2 e start/end positions of the dress in the X direction by an hit for RAM A[5:0], XStart, POR = 00h A[5:0], XEnd, POR = 15h e start/end positions of the dress in the Y direction by an
0 0 0 0 0 0 0 0 0	0 1 1 1 1 0 1 1 1	44	0 0 0 0 0 0 0 0 0 0 4 7 0	1 0 0 0	0 0 A ₅ B ₅ 0 A ₅ 0	0 A ₄ B ₄ 0 A ₄ 0	0 0 A ₃ B ₃ 0 A ₃ 0	0 1 A ₂ B ₂ 1 A ₂ 0	0 0 A ₁ B ₁ 0 A ₁ 0	A ₀ 0 A ₀ B ₀ 1 A ₀ A ₈	Set RAM X - address Start / End position Set Ram Y- address	Read RAM A[0]= 0 [PC 0 : Read R 1 : Read R Specify the window ad address ur A[5:0]: XS/ B[5:0]: XE/ Specify the window ad address ur	urce output level keep evious output before power off I Option DR] AM corresponding to RAM0x2 AM corresponding to RAM0x2 AM corresponding to RAM0x2 e start/end positions of the dress in the X direction by an hit for RAM A[5:0], XStart, POR = 00h A[5:0], XEnd, POR = 15h e start/end positions of the dress in the Y direction by an hit for RAM
0 0 0 0 0	0 1 1 1 1 1 1	44	0 0 0 0 0 0 0 0 A ₇	1 0 1 0 0	0 0 A5 B5 0 A5	0 0 A ₄ B ₄ 0 A ₄	0 A ₃ B ₃ 0 A ₃	0 1 A ₂ B ₂ 1 A ₂	0 0 A ₁ B ₁ 0 A ₁	A ₀ 0 A ₀ B ₀ 1 A ₀	Set RAM X - address Start / End position Set Ram Y- address	Read RAM A[0]= 0 [PC 0 : Read R 1 : Read R Specify the window ad address ur A[5:0]: XSA B[5:0]: XEA Specify the window ad address ur A[8:0]: YSA	urce output level keep evious output before power off Option DR] AM corresponding to RAM0x2 AM corresponding to RAM0x2 e start/end positions of the dress in the X direction by an hit for RAM A[5:0], XStart, POR = 00h A[5:0], XEnd, POR = 15h e start/end positions of the dress in the Y direction by an



	D/C#		ble D7	D6	D5	D4	D3	D2	D1	DO	Command	Descripti	on		
	_					-			-			-		M for Dog	ular Dattarn
0 0	0	46	0	1	0	0	0	1	1	0	Auto Write RED RAM for Regular Pattern	Auto vvrite A[7:0] = 0	5 KEU KA 0h [POR]	w for Reg	ular Pattern
0	1		A7	A6	As	A4	U	A2	A1	Ao		A[7]: The A[6:4]: Ste Step of all	1st step v ep Height,	POR= 00	
												to Gate	11-1-1-1-4	A [C: 4]	11.1.1.1.1.1
												A[6:4]	Height	A[6:4]	Height
												000	8	100	128
												001	16	101	200
												010	32	110	200
												011	64	111	200
												A[2:0]: Ste Step of all to Source) on accordin
												A[2:0]	Width	A[2:0]	Width
												000	8	100	128
												001	16	101	200
												010	32	110	200
												011	64	111	200
															200
												BUSY pactors operation.		ut high du	ring
	0	47	0	1	0	0	0	1	1	1	Auto Write B/W RAM for	Auto Write	BAW RAI	A for Real	ular Pattern
5	1		A ₇	A ₆	As	A ₄	0	A ₂	A ₁	A ₀	Regular Pattern	A[7:0] = 0		in for ridge	
'	2		A7	A6	~5	A 4	0	A2		A	3				
												A[7]: The A[6:4]: Ste Step of all to Gate	ep Height,	POR= 00	
												A[6:4]	Height	A[6:4]	Height
													-		
												000	8	100	128
												001	16	101	200
												010	32	110	200
												011	64	111	200
												A[2:0]: Ste Step of all to Source) on accordin
													Width	A[2:0]	Width
												000	8	100	128
												001	16	101	200
												010	32	110	200
												010	64	111	200
												1			will output
	0	4E	0	1	0	0	1	1	1	0	Set RAM X address	Make initi	al settings	for the P	AM X
)	1		0	0	A ₅	A ₄		A ₂		Ao	counter	address in			
1	1		0	0	-15	A4	A ₃	A2	A1	A0		A[5:0]: 00			(/
												1	1 - 14		
	0	45	0	4	0	0		4	4	4	Cot DAM V address	Males !=!!	ol oc ⁴⁴	for the D	A. M. A. M.
	0	4F	0	1	0	0	1	1	1	1	Set RAM Y address	Make initi			
	1		A7	A ₆	As	A ₄	A ₃	A ₂	A ₁	A ₀	Counter	address in A[8:0]: 00			ei (AC)
)	1		0	0	0	0	0	0	0	A ₈		A[0.0]: 00	on [POR].		
) [0	7F	0	1	1	1	1	1	1	1	NOP	does not l module. However	nave any o	effect on t	

7.Electrical Characteristics

7-1. Absolute maximum rating

Parameter	Symbol	Rating	Unit
Logic supply voltage	VCI	-0.5 to +4.0	V
Logic Input voltage	VIN	-0.5 to VCI +0.5	V
Logic Output voltage	VOUT	-0.5 to VCI +0.5	V
Operating Temp range	TOPR	0 to +50	°C
Storage Temp range	TSTG	-25 to+70	°C
Optimal Storage Temp	TSTGo	23±2	°C
Optimal Storage Humidity	HSTGo	55±10	%RH

7-2. Panel DC Characteristics

The following specifications apply for: VSS=0V, VCI=3.0V, TOPR =23°C

Parameter	Symbol	Conditions	Applica ble pin	Min.	Тур.	Max	Units
Single ground	Vss	-		-	0	-	v
Logic supply voltage	Vci	-	VCI	2.2	3.0	3.7	v
Core logic voltage	V _{DD}		VDD	1.7	1.8	1.9	v
High level input voltage	VIII	-	-	0.8 V _{CI}	-	-	v
Low level input voltage	VIL		-	-	-	0.2 Va	v
High level output voltage	V _{он}	IOH = - 100uA	-	0.9 VCI	-	-	v
Low level output voltage	V _{OL}	IOL = 100uA	-	-	-	0.1 Va	v
Typical power	Ртур	Va=3.0V	-	-	4.5	-	mW
Deep sleep mode	P _{STPY}	V _{c1} =3.0 V	-	-	0.003	-	mW
Typical operating current	Iopr_V _{C1}	Va=3.0V	-	-	1.5	-	mA
Full update time	-	25 °C	-	-	2	-	sec
Fast update time	-	25 °C	-	-	1.5	-	sec
Partial update time	-	25 °C	-	-	0.26	-	sec
Sleep mode current	Islp_Va	DC/DC off No clock No input load Ram data retain	-	-	20		uA
Deep sleep mode current	Idslp_Va	DC/DC off No clock No input load Ram data not retain	-	-	1	5	uA

Notes:

1) Refresh time: the time it takes for the whole process from the screen change to the screen stabilization.

2) The difference between different refresh methods:

Full refresh: The screen will flicker several times during the refresh process;

Fast Refresh: The screen will flash once during the refresh process;

Partial refresh: The screen does not flicker during the refresh process.

Note: During the fast refresh or partial refresh of the electronic paper, it is recommended to add a full-screen refresh after 5 consecutive operations to reduce the accumulation of afterimages on the screen.

The Typical power consumption is measured with following pattern transition: from horizontal 2 gray scale pattern to vertical 2 gray scale pattern.(Note 7-1)The standby power is the consumed power when the panel controller is in standby mode. The listed electrical/optical characteristics are only guaranteed under the controller & waveform provided by GOOD DISPLAY Vcom is recommended to be set in the range of assigned value \pm 0.1V.

Note 7-1 The Typical power consumption



7-3. Panel AC Characteristics

7-3-1. MCU Interface

7-3-1-1. MCU Interface selection

The module can support 3-wire/4-wire serial peripheral. MCU interface is pin selectable by BS1 shown in Table 7-1.

			Pin Na	me		
MCU Interface	BS1	RES#	CS#	D/C#	SCL	SDA
4-wire serial peripheral interface (SPI)	L	RES#	CS#	DC#	SCL	SDA
3-wire serial peripheral interface (SPI) – 9 bits SPI	Н	RES#	CS#	L	SCL	SDA

Table 7-1 : Interface pins assignment under different MCU interface

Note:(1) L is connected to VSS and H is connected to VDDIO

7-3-1-2. MCU Serial Interface (4-wire SPI)

The 4-wire SPI consists of serial clock SCL, serial data SDA, D/C# and CS#. The control pins status in 4-wire SPI in writing command/data is shown in Table 6-2 and the write procedure 4-wire SPI is shown in Table 7-2

Function	SCL pin	SDA pin	D/C# pin	CS# pin
Write command	↑	Command bit	L	L
Write data	↑	Data bit	Н	L

Table 7-2 : Control pins status of 4-wire SPI



Note:

- (1) L is connected to VSS and H is connected to VDDIO
- (2) † stands for rising edge of signal
- (3) SDA (Write Mode) is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, ... D0. The level of D/C# should be kept over the whole byte. The data byte in the shift register is written to the Graphic Display Data RAM (RAM)/Data Byte register or command Byte register according to D/C# pin.




Figure 7-1 : Write procedure in 4-wire SPI mode

In the read operation (Command 0x1B, 0x27, 0x2D, 0x2E, 0x2F, 0x35). After CS# is pulled low, the first byte sent is command byte, D/C# is pulled low. After command byte sent, the following byte(s) read are data byte(s), so D/C# bit is then pulled high. An 8-bit data will be shifted out on every clock falling edge. The serial data SDA bit shifting sequence is D7, D6, to D0 bit. Figure 6-2 shows the read procedure in 4-wire SPI.




Figure 7-2 : Read procedure in 4-wire SPI mode

7-3-1-3. MCU Serial Peripheral Interface (3-wire SPI)

The 3-wire SPI consists of serial clock SCL, serial data SDA and CS#. The operation is similar to 4-wire SPI while D/C# pin is not used and it must be tied to LOW. The control pins status in 3-wire SPI is shown in Table 7-3.


In the write operation, a 9-bit data will be shifted into the shift register on every clock rising edge. The bit shifting sequence is D/C# bit, D7 bit, D6 bit to D0 bit. The first bit is D/C# bit which determines the following byte is command or data. When D/C# bit is 0, the following byte is command. When D/C# bit is 1, the following byte is data. Table 6-3 shows the write procedure in 3-wire SPI

SCL pin	SDA pin	D/C# pin	CS# pin
1	Command bit	Tie LOW	L
1	Data bit	Tie LOW	L
	SCL pin ↑ ↑	↑ Command bit	↑ Command bit Tie LOW

Table 7-3 : Control pins status of 3-wire SPI

Note:

- (1) L is connected to VSS and H is connected to VDDIO
- (2) \uparrow stands for rising edge of signal



In the read operation (Register 0x1B, 0x27, 0x2D, 0x2E, 0x2F, 0x35). SDA data are transferred in the unit of 9 bits. After CS# pull low, the first byte is command byte, the D/C# bit is as 0 and following with the register byte. After command byte send, the following byte(s) are data byte(s), with D/C# bit is 1. After D/C# bit sending from MCU, an 8-bit data will be shifted out on every clock falling edge. The serial data SDA bit shifting sequence is D7, D6, to D0 bit. Figure 7-4 shows the read procedure in 3-wire SPI.




Figure 7-4 : Read procedure in 3-wire SPI mode

7-3-2.Serial Peripheral Interface

Symbol	Parameter	Min	Тур	Max	Unit
f _{SCL}	SCL frequency (Write Mode)	-	-	20	MHz
t _{cssu}	Time CS# has to be low before the first rising edge of SCLK	60	-	-	ns
t _{CSHLD}	Time CS# has to remain low after the last falling edge of SCLK	65	-	-	ns
t _{csнigн}	Time CS# has to remain high between two transfers	100	-	-	ns
t _{sclhigh}	Part of the clock period where SCL has to remain high	25	-	-	ns
t _{scllow}	Part of the clock period where SCL has to remain low	25	-	-	ns
t _{sisu}	Time SI (SDA Write Mode) has to be stable before the next rising edge of SCL	10	-	-	ns
t _{sihld}	Time SI (SDA Write Mode) has to remain stable after the rising edge of SCL	40	-	-	ns
ISINLU		1			
Read m					
Read m		Min	Тур	Max	Unit
Read m Symbol	ode		Typ -	Max 2.5	Unit MHz
Read m Symbol f _{SCL}	ode Parameter		Typ -	-	
Read m Symbol f _{SCL} t _{CSSU}	ode Parameter SCL frequency (Read Mode)	Min -	Typ - -	-	MHz
Read m Symbol f _{SCL} t _{CSSU} t _{CSHLD}	ode Parameter SCL frequency (Read Mode) Time CS# has to be low before the first rising edge of SCLK	Min - 100	-	2.5	MHz ns
Read mo Symbol fscL tcssU tcshLD tcshIGH	ode Parameter SCL frequency (Read Mode) Time CS# has to be low before the first rising edge of SCLK Time CS# has to remain low after the last falling edge of SCLK	Min - 100 50	-	2.5 - -	MHz ns ns
Read m Symbol fscL tcssu tcshLD tcshIGH tscLHIGH	ode Parameter SCL frequency (Read Mode) Time CS# has to be low before the first rising edge of SCLK Time CS# has to remain low after the last falling edge of SCLK Time CS# has to remain high between two transfers	Min - 100 50 250	-	2.5 - -	MHz ns ns ns
Read m Symbol fscL tcssu tcshLD tcshIGH tscLHIGH tscLLow	Dode Parameter SCL frequency (Read Mode) Time CS# has to be low before the first rising edge of SCLK Time CS# has to remain low after the last falling edge of SCLK Time CS# has to remain high between two transfers Part of the clock period where SCL has to remain high	Min - 100 50 250 180	-	2.5 - - - -	MHz ns ns ns ns

Note: All timings are based on 20% to 80% of VDDIO-VSS






Table 7-4: Serial Peripheral Interface Timing Characteristics





8.Operation Flow and Code Sequence

8-1. General operation flow to drive display panel



9. Optical Specifications

9.1. Specifications

Measurements are made with that the illumination is under an angle of 45 degree, the detection is perpendicular unless otherwise specified

Symbol	Parameter	Conditions	Min	Тур.	Max	Units	Notes
R	White Reflectivity	White	30	35	-	%	9-1
CR	Contrast Ratio	Indoor	8:1		-		9-2
GN	2Grey Level	-		DS+(WS-DS)*n(m-1)			9-3
T update	Image update time	at 25 °C		3	-	sec	
Life		Topr		1000000times or 5years			

Notes:

- 9-1. Luminance meter: Eye-One Pro Spectrophotometer.
- 9-2. CR=Surface Reflectance with all white pixel/Surface Reflectance with all black pixels.
- 9-3. WS: White state, DS: Dark state

10. Handling, Safety and Environment Requirements

WARNING
The display glass may break when it is dropped or bumped on a hard surface. Handle with care.
Should the display break, do not touch the electrophoretic material. In case of contact with electrophoretic material, wash with
water and soap.

CAUTION
The display module should not be exposed to harmful gases, such as acid and alkali gases, which corrode electronic components.
Disassembling the display module can cause permanent damage and invalidate the warranty agreements.

Observe general precautions that are common to handling delicate electronic components. The glass can break and front surfaces can easily be damaged. Moreover the display is sensitive to static electricity and other rough environmental conditions.

Data sheet status					
Product specification The data sheet contains final product specifications.					
	Limiting values				
Limiting values given are in acc	Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134).				
Stress above one or more of the	limiting values may cause permanent damage to the device.				
These are stress ratings only and	d operation of the device at these or any other conditions above those given in the Characteristics				
sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.					
Application information					
Where application information is given , it is advisory and dose not form part of the specification.					

Product Environmental certification

RoHS

11.Reliability test

	TEST	CONDITION	МЕТНОД	REMARK
1	High-Temp erature Operation	T =50°C,RH=35% for 240 hrs	When the experimental cycle finished, the EPD samples will be taken out from the high temperature environmental chamber and set aside for a few minutes. As EPDs return to room temperature, testers will observe the appearance, and test electrical and optical performance based on standard# IEC 60 068-2-2Bp.	When experiment finished, the EPD must meet electrical performance standards.
2	Low-Tempe rature Operation	T = 0°C for 240 hrs	When the experimental cycle finished, the EPD samples will be taken out from the low temperature environmental chamber and set aside for a few minutes. As EPDs return room temperature, testers will observe the appearance, and test electrical and optical performance based on standard# IEC 60 068-2-2Ab.	When experiment finished, the EPD must meet electrical performance standards.
3	High-Temp erature Storage	T = +70 °C, RH=35% for 240 hrs Test in white pattern	When the experimental cycle finished, the EPD samples will be taken out from the high temperature environmental chamber and set aside for a few minutes. As EPDs return to room temperature, testers will observe the appearance, and test electrical and optical performance based on standard# IEC 60 068-2-2Bp.	When experiment finished, the EPD must meet electrical performance standards.
4	Low-Tempe rature Storage	T = -25°C for 240 hrs Test in white pattern	When the experimental cycle finished, the EPD samples will be taken out from the low temperature environmental chamber and set aside for a few minutes. As EPDs return to room temperature, testers will observe the appearance, and test electrical and optical performance based on standard# IEC 60 068-2-2Ab	When experiment finished, the EPD must meet electrical performance standards.
5	High Temperatur e, High- Humidity Operation	T=+40°C, RH=80% for 240 hrs	When the experimental cycle finished, the EPD samples will be taken out from the environmental chamber and set aside for a few minutes. As EPDs return to room temperature, testers will observe the appearance, and test electrical and optical performance based on standard# IEC 60 068-2-3CA.	When experiment finished, the EPD must meet electrical performance standards.
6	High Temperatur e, High- Humidity Storage	T=+50°C, RH=80% for 240 hrs Test in white pattern	When the experimental cycle finished, the EPD samples will be taken out from the environmental chamber and set aside for a few minutes. As EPDs return to room temperature, testers will observe the appearance, and test electrical and optical performance based on standard# IEC 60 068-2-3CA.	When experiment finished, the EPD must meet electrical performance standards.

-	1			
7	Temperatur e Cycle	[-25°C 30mins] →[Temperature rise 30mins] [+70°C, RH=35% 30mins] →[Temperature drop 30mins], 1cycle=2hrs, 50 cycles Test in white pattern	 Samples are put in the Temp & Humid. Environmental Chamber. Temperature cycle starts with -25°C, storage period 30 minutes. After 30 minutes, it needs 30min to let temperature rise to 60°C. After 30min, temperature will be adjusted to 60°C, RH=35% and storage period is 30 minutes. After 30 minutes, it needs 30min to let temperature rise to -25°C. One temperature cycle (2hrs) is complete. Temperature cycle repeats 50 times. When 50 cycles finished, the samples will be taken out from experiment chamber and set aside a few minutes. As EPDs return to room temperature, tests will observe the appearance, and test electrical and optical performance based on standard# IEC 60 068-2-14NB. 	When experiment finished, the EPD must meet electrical performance standards.
8	UV exposure Resistance	765 W/m² for 168 hrs,40℃	Standard# IEC 60 068-2-5 Sa	
9	Electrostatic discharge	Machine Model: +/-250V, 0Ω, 200PF	Standard# IEC61000-4-2	
10	Package Vibration	1.04G,Frequency : 10~500Hz Direction : X, Y, Z Duration:1hours in each direction	Full packed for shipment	
11	Package Drop Impact	Drop from height of 122 cm on Concrete surface Drop sequence:1 corner, 3edges, 6face One drop for each.	Full packed for shipment	


Actual EMC level to be measured on customer application.

Note: (1) The protective film must be removed before temperature test.

- (2) There's temperature vs display quality limitation in our display module, we guarantee 1 pixel display quality from 5°C ~ 30°C, and 2 pixel display quality for 0°C ~ 5°C & 30°C ~ 40°C.
- (3) In order to make sure the display module can provide the best display quality, the update should be made after putting the display module in stable temperature environment for 4 hours at 25°C.




12. Block Diagram





13. Reference Circuit



14. Matched Development Kit

Our Development Kit designed for SPI E-paper Display aims to help users to learn how to use E-paper Display more easily. It can refresh blackwhite E-paper Display and three-color (black, white and red/Yellow) Good Display 's E-paper Display. And it is also added the functions of USB serial port, Raspberry Pi and LED indicator light ect.

DESPI Development Kit consists of the development board and the pinboard.

More details about the Development Kit, please click to the following link: https://www.good-display.com/product/53/

15. Point and line standard

Shipment Inseption Standard

Part-A: Active area Part-B: Border area

Equipment: Electrical test fixture, Point gauge

Outline dimension:

 $31.8(H) \times 37.32(V) \times 0.98(D)$

	Temperature	Humidity	Illuminar	nce	Distance	Time	Angle
Environment	23±2°C	55± 1200∼ 5%RH 1500Lux			300 mm	35 Sec	
Name	Causes	Spot size			Part-A	Part-B	
	B/W spot in glass or	$D \leq 0.15mm$				Ignore	
Spot	protection sheet,	(0.15mm <	$D \leq 0$	0.25mm	2	Ignore
	foreign mat. Pin hole		0.25mm	n < D		0	
	Scratch on glass or	Length			Width	Part-A	
Constal on line defect	Scratch on FPL or	L ≤1.0mm		W	V≤0.1 mm	Ignore	т
Scratch or line defect	Particle is Protection	1.0 mm < L≤ 2.5mm		0.1 m	$m < W \leq 0.2 mm$	2	Ignore
	sheet.	2.5 mn	n < L	0	0.2mm $<$ W	0	
	D1, D2 \leq 0.15 mm				Ignore		
Air bubble	Air bubble	$0.15 \text{ mm} < D1, D2 \leq 0.2 \text{mm}$			2	Ignore	
		0.2mm < D1, D2				0	
Side Fragment			x x y Sy	\bigcirc			
		X≤3mm	, Y≤0.5m	ım & dis	play is ok, Ignore		

Unit: mm

Remarks: Spot define: That only can be seen under WS or DS defects.


Any defect which is visible under gray pattern or transition process but invisible under black and white is disregarded.

Here is definition of the "Spot" and "Scratch or line defect".

Spot: W > 1/4L Scratch or line defect: $W \le 1/4L$


Definition for L/W and D (major axis)

FPC bonding area pad doesn't allowed visual inspection.



Note: AQL = 0.4

16. Packing



17. Precautions

- (1) Do not apply pressure to the EPD panel in order to prevent damaging it.
- (2) Do not connect or disconnect the interface connector while the EPD panel is in operation.
- (3) Do not touch IC bonding area. It may scratch TFT lead or damage IC function.
- (4) Please be mindful of moisture to avoid its penetration into the EPD panel, which may cause damage during operation.
- (5) If the EPD Panel / Module is not refreshed every 24 hours, a phenomena known as "Ghosting" or "Image Sticking" may occur. It is recommended to refreshed the ESL /EPD Tag every 24 hours in use case. It is recommended that customer ships or stores the ESL / EPD Tag with a completely white image to avoid this issue
- (6) High temperature, high humidity, sunlight or fluorescent light may degrade the EPD panel's performance. Please do not expose the unprotected EPD panel to high temperature, high humidity, sunlight, or fluorescent for long periods of time.
- (7) For more precautions, please click on the link: https://www.good-display.com/news/80.html